Analog Integrated Circuits and Signal Processing

, Volume 97, Issue 2, pp 365–370 | Cite as

A novel low power flip-flop design using footless scheme

  • Jin-Fa LinEmail author
  • Ming-Yan Tsai
  • Ching-Sheng Chang
  • Yu-Ming Tsai
Mixed Signal Letter


A low power true-single-phase clocking flip-flop (FF) design by using FootLess scheme named FLFF design targeting low VDD and low power operations is proposed. It is adapted from a recently presented FF design and achieves circuit simplification by using hybrid logic style. The optimization measure leads to a new design featuring better both power and speed performances. Based on the simulation results, the proposed design outperforms the conventional transmission gate flip-flop (TGFF) by 84% in energy. An 8-bit Johnson-counter consisting of the proposed FF design is developed and implemented. For the target 250 MHz working frequency, the proposed design achieves over 48.3% power saving with 14.6% area reducing.


Low power Complementary pass logic Flip-flop True single-phase clocking 



This work was supported by the Ministry of Science and Technology, Taiwan, under Contract No. 106-2221-E-324-022- and No. 107-2221-E-324-017-MY2. The authors also thank the National Chip Implementation Center (CIC), Taiwan for technical support in simulations.


  1. 1.
    Kawaguchi, H., & Sakurai, T. (1998). A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE Journal of Solid-State Circuits, 33(5), 807–811.CrossRefGoogle Scholar
  2. 2.
    Chen, K., et al. (2011). A 77% energy saving 22-transistor single phase clocking D-flip-flop with adoptive-coupling configuration in 40 nm CMOS’. In ISSCC digest of technical papers (pp. 338–339), February 2011.Google Scholar
  3. 3.
    Kawai, N., et al. (2014). A fully static topologically-compressed 21-transistor flip-flop with 75% power saving. IEEE Journal of Solid-State Circuits, 49(11), 2526–2533.CrossRefGoogle Scholar
  4. 4.
    Tschanz, J., et al. (2001). Comparative delay and energy of single edge triggered and dual edge-triggered pulsed flip-flops for high performance microprocessors. In Proceedings on the international symposium on low power electronics and design’01 (pp. 207–212). Huntington Beach, CA, August 2001.Google Scholar
  5. 5.
    Strollo, A. G. M., et al. (2005). A novel high speed sense-amplifier-based flip-flop. IEEE Transactions on VLSI Systems, 13(11), 1266–1274.CrossRefGoogle Scholar
  6. 6.
    Lin, J.-F., et al. (2017). Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes. IEEE Transactions on VLSI Systems, 25(11), 3033–3044.CrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  • Jin-Fa Lin
    • 1
    Email author
  • Ming-Yan Tsai
    • 1
  • Ching-Sheng Chang
    • 1
  • Yu-Ming Tsai
    • 1
  1. 1.Department of Information and Communication EngineeringChaoyang University of TechnologyTaichungTaiwan, ROC

Personalised recommendations