Analog Integrated Circuits and Signal Processing

, Volume 98, Issue 1, pp 109–123 | Cite as

A resistive DAC for a multi-stage sigma-delta modulator DAC with dynamic element matching

  • Astria Nur IrfansyahEmail author
  • Torsten Lehmann
  • Julian Jenkins
  • Tianle Tong
  • Tara Julia Hamilton


This paper presents a study and implementation of a shunt–shunt resistive voltage divider digital-to-analog converter (DAC) for use as a multibit DAC in a multi-stage noise shaping sigma-delta modulator DAC design with dynamic element matching. This resistive DAC structure is employed to address the problem of code-dependent finite output impedance and thus aims to improve systematic linearity, while still being suitable for scaled CMOS processes. Chip measurement results from an implementation in CMOS 180 nm technology are presented. At low sampling clock frequencies, an SFDR of 71.81 dB is achieved, while at a higher sampling clock frequency of 600 MHz the SFDR is measured to be 59.73 dB, all for an OSR of 32. Our results show that low systematic nonlinearity can be achieved with this resistive DAC at low sampling frequencies, and we discuss potential enhancements to our prototype to obtain better SFDR at higher sampling rate.


DAC Dynamic element matching MASH Sigma-delta 


  1. 1.
    Shettigar, P., & Pavan, S. (2012). Design techniques for wideband single-bit continuous-time delta-sigma modulators with FIR feedback DACs. IEEE Journal of Solid-State Circuits, 47(12), 2865–2879. Scholar
  2. 2.
    Schreier, R., & Temes, G. (2005). Understanding delta-sigma data converters (1st ed.). Piscataway, NJ: Wiley.Google Scholar
  3. 3.
    Radke, R., & Eshraghi, A. (2000). A 14-bit current-mode sigma delta DAC based upon rotated data weighted averaging. IEEE Journal of Solid-State Circuits, 35(8), 1074–1084.CrossRefGoogle Scholar
  4. 4.
    Luschas, S., & Lee, H. S. (2003). Output impedance requirements for DACs. In Proceedings of 2003 international symposium on circuits and systems, 2003, ISCAS ’03 (Vol. 1, pp. I-861–I-864).
  5. 5.
    Mercer, D. (2004). A study of error sources in current steering digital-to-analog converters. In Proceedings of the IEEE 2004 on custom integrated circuits conference (pp. 185–190).
  6. 6.
    Lewyn, L. L., Ytterdal, T., Wulff, C., & Martin, K. (2009). Analog circuit design in nanoscale CMOS technologies. Proceedings of IEEE, 97(10), 1687–1714. Scholar
  7. 7.
    Sackinger, E., & Guggenbuhl, W. (1990). A high-swing, high-impedance MOS cascode circuit. IEEE Journal of Solid-State Circuits, 25(1), 289–298. Scholar
  8. 8.
    McLachlan, R. C., Gillespie, A., Coln, M. C. W., Chisholm, D., & Lee, D. T. (2013). A 20b clockless DAC with sub-ppm-linearity 7.5 nV/vHz-noise and 0.05 ppm/-stability. In 2013 IEEE solid-state circuits conference digest of technical papers (pp. 278–279). IEEE.
  9. 9.
    Lee, K., Meng, Q., Sugimoto, T., Hamashita, K., Takasuka, K., Takeuchi, S., et al. (2009). A 0.8 V, 2.6 mW, 88 dB dual-channel audio delta-sigma D/A converter with headphone driver. IEEE Journal of Solid-State Circuits, 44(3), 916–927. Scholar
  10. 10.
    Matsuya, Y., Uchimura, K., Iwata, A., & Kaneko, T. (1989). 17-bit oversampling D-to-A conversion technology using multistage noise shaping. IEEE Journal of Solid-State Circuits, 24(4), 969–975. Scholar
  11. 11.
    Qianli, M., Coleman, J. O., Scholnik, D. P., & Popovic, Z. (2010). Circuit approaches to nonlinear-ISI mitigation in noise-shaped bandpass D/A conversion. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(7), 1559–1572. Scholar
  12. 12.
    Sanyal, A., Chen, L., & Sun, N. (2015). Dynamic element matching with signal-independent element transition rates for multibit \(\Delta \Sigma\) modulators. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(5), 1325–1334. Scholar
  13. 13.
    Risbo, L., Hezar, R., Kelleci, B., Kiper, H., & Fares, M. (2011). Digital approaches to ISI-mitigation in high-resolution oversampled multi-level D/A converters. IEEE Journal of Solid-State Circuits, 46(12), 2892–2903. Scholar
  14. 14.
    Gupta, A. K. A., Venkataraman, J., & Collins, O. O. M. (2008). Measurement and reduction of ISI in high-dynamic-range 1-bit signal generation. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(11), 3593–3606. Scholar
  15. 15.
    Wang, P., & Sun, N. (2014). A random DEM technique with minimal element transition rate for high-speed DACs. In 2014 IEEE international symposium on circuits and systems (pp. 1155–1158). IEEE.
  16. 16.
    Walden, R. H., Temes, G. C., & Cataltepe, T. (1992). Multi-stage sigma-delta analog-to-digital converter. US Patent 5,153,593.Google Scholar
  17. 17.
    Uchimura, K., Hayashi, T., Kimura, T., & Iwata, A. (1986). VLSI-A to D and D to A converters with multi-stage noise shaping modulators. In ICASSP’86. IEEE international conference on acoustics, speech, and signal processing (Vol. 11, pp. 1545–1548). Institute of Electrical and Electronics Engineers.
  18. 18.
    Chen, K. D., & Kuo, T. H. (1999). An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 46(1), 63–68. Scholar
  19. 19.
    Irfansyah, A. N., Lehmann, T., Jenkins, J., & Hamilton, T. J. (2013). Design strategy for enhanced output impedance current-steering DAC in sigma-delta converters. In 2013 IEEE 56th international midwest symposium on circuits and systems (pp. 289–292). IEEE.
  20. 20.
    Miller, B., & Conley, R. J. (1991). A multiple modulator fractional divider. IEEE Transactions on Instrumentation and Measurement, 40(3), 578–583. Scholar
  21. 21.
    Clara, M. (2012). High-performance D/A-converters: Application to digital transceivers (Vol. 36). Berlin: Springer.Google Scholar
  22. 22.
    Francese, P., & Ferrat, P. (2004). A 13-b 1.1-MHz oversampled DAC with semidigital reconstruction filtering. IEEE Journal of Solid-State Circuits, 39(12), 2098–2106. Scholar
  23. 23.
    Clara, M., Klatzer, W., Wiesbauer, A., & Straeussnigg, D. (2005). A 350 MHz low-OSR \(\Delta \Sigma\) current-steering DAC with active termination in 0.13 \(\mu\)m CMOS. In ISSCC, IEEE international solid-state circuits conference digest of technical papers, 2005 (pp. 118–120). IEEE.
  24. 24.
    Bhide, A., & Alvandpour, A. (2015). An 11 GS/s 1.1 GHz bandwidth interleaved \(\Delta \Sigma\) DAC for 60 GHz radio in 65 nm CMOS. IEEE Journal of Solid-State Circuits, 50(10), 2306–2318. Scholar
  25. 25.
    Li, D., Yang, Y., Shi, Z., & Li, Y. (2014). A 2nd-order sigma-delta mismatch-shaping current-steering DAC for zigbee transmitters. Analog Integrated Circuits and Signal Processing, 81(1), 145–152. Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Institut Teknologi Sepuluh NopemberSurabayaIndonesia
  2. 2.University of New South WalesSydneyAustralia
  3. 3.Perceptia Devices Australia Pty. Ltd.SydneyAustralia
  4. 4.MARCS InstituteWestern Sydney UniversitySydneyAustralia

Personalised recommendations