A novel low offset low power CMOS dynamic comparator

Article
  • 34 Downloads

Abstract

This paper presents a novel fully dynamic double tail dynamic comparator that exhibits low offset voltage compared to the traditional dynamic comparators. This paper comprises a novel fully differential double tail high performance comparator suitable for low-voltage low-power applications. A fully differential double tail comparator has been intended to meet the necessity of low offset voltage with optimum power with relatively high speed. In this paper expression for the calculation of the offset voltage and delay of the proposed comparator are derived. These expressions corroborate previously stated results with analytical support as well as providing useful insight for the design of dynamic comparator by analyzing the influence of each transistor pair individually. Transistor mismatch analysis is carried out for offset voltage to fully explore the trade-offs in the design of comparator. The results are validated by Monte Carlo simulations and corner analysis. It is shown that in proposed comparator offset voltage is significantly reduced with optimum power. Authors have proposed novel architecture of dynamic voltage comparator which is differential and double tail and verified the architecture by simulation in 180 nm CMOS technology with ± 0.9 V supply. The Post-layout simulation results illustrates that a comparator designed with the proposed techniques is 45% faster, and 30% more power efficient and exhibits 91% low offset as compared with conventional comparator, which is the fastest among the conventional comparators.

Keywords

Comparator Fully differential dynamic comparator (FDDC) Fully differential double tail dynamic comparator (FDDTDC) Analog to digital converters (ADCs) Propagation delay Offset voltage Power dissipation 

References

  1. 1.
    Baker, R. J., Li, H. W., & Boyce, D. E. (1997). CMOS circuit design, layout and simulation. In IEEE Press series on microelectronic systems, pp. 685–699.Google Scholar
  2. 2.
    Allen, P. E., & Holberg, D. R. (2002). CMOS analog circuit design (2nd ed., pp. 439–488). Oxford: Oxford University Press.Google Scholar
  3. 3.
    Sumanen, L., Waltari, M., & Halonen, K. (2000). A mismatch insensitive CMOS dynamic comparator for pipeline A/D converters, Vol. 1. In 7th IEEE international conference on electronics, circuits and systems ICECS 2000, pp. 32–35.Google Scholar
  4. 4.
    Sumanen, L., Waltari, M., Hakkarainen, V., & Halonen, K. (2002). CMOS dynamic comparators for pipeline A/D converters. IEEE ISCAS, 5, 157–160.Google Scholar
  5. 5.
    Matthews, T. W., & Heedley, P. L. (2005). A simulation method for accurately determining DC and dynamic offset in comparators. In IEEE MWSCAS, pp. 1815–1818.Google Scholar
  6. 6.
    Uthaichana, P., & Leelarasmee, E. (2003). Low power CMOS dynamic latch comparators, Vol. 2. In TENCON 2003, conference on convergent technologies for the Asia-Pacific region, pp. 605–608.Google Scholar
  7. 7.
    Katyal, V., Geiger, R. L., & Chen, D. J. (2006). A new high precision low offset dynamic comparator for high resolution high speed ADCs. In IEEE Asia Pacific conference on circuits and systems, 2006 (APCCAS 2006), pp. 5–8.Google Scholar
  8. 8.
    He, J., Zhan, S., Chen, D., Geiger, R. L. (2008). A simple and accurate method to predict offset voltage in dynamic comparators. In IEEE international symposium on circuits and systems, 2008. ISCAS 2008, pp. 1934–1937.Google Scholar
  9. 9.
    He, J., Zhan, S., Chen, D., & Geiger, R. L. (2009). Analyses of static and dynamic random offset voltages in dynamic comparators. IEEE Transactions on Circuits and Systems I: Regular Papers, 56, 911–919.MathSciNetCrossRefGoogle Scholar
  10. 10.
    Amaya, A., Ardila, J., Roa, E. (2017). A digital offset reduction method for dynamic comparators based on phase measurement. In IEEE computer society annual symposium on VLSI (ISVLSI), pp. 661–664.Google Scholar
  11. 11.
    Babayan-Mashhadi, S., & Lotfi, R. (2014). Analysis and design of a low-voltage low-power double-tail comparator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(2), 343–352.CrossRefGoogle Scholar
  12. 12.
    Hassanpourghadi, M., Zamani, M., & Sharifkhani, M. (2013). A low-power low-offset dynamic comparator for analog to digital converters. Microelectronis Journal, 45(2), 256–262.CrossRefGoogle Scholar
  13. 13.
    Babayan-Mashhadi, S., Daliri, M., & Lotfi, R. (2013). Analysis of power in dynamic comparators. In 21st Iranian conference on electrical engineering (ICEE), pp. 1–4.Google Scholar
  14. 14.
    Jeon, H. J., & Kim, Y.-B. (2010). A low-offset high-speed double-tail dual-rail dynamic latched comparator. In GLSVLSI ‘10 proceedings of the 20th symposium on Great lakes symposium on VLSI, pp. 45–48.Google Scholar
  15. 15.
    Jeon, H. J., & Kim, Y.-B. (2011). A novel low power, low offset, and high speed CMOS dynamic latched comparator. Analog Intergrated Circuit Signal Processing, 70(3), 337–346.CrossRefGoogle Scholar
  16. 16.
    Jeon, H. J., Kim, Y.-B. (2012). A CMOS low power low offset and high-speed fully dynamic latched comparator. In SOC conference (SOCC), 2010 IEEE international, pp. 285–288.Google Scholar
  17. 17.
    Halim, I. S. A., Abidin, N. A. N. B. Z., Rahim, A. A. A. (2011). Low power CMOS charge sharing dynamic latch comparator using 0.18 µm technology. In IEEE regional symposium on micro and nanoelectronics (RSM), pp. 156–160.Google Scholar
  18. 18.
    Kazeminia, S., & Mahdavi, S. (2016). A 800MS/s, 150 µV input-referred offset single-stage latched comparator. In MIXDES—23rd international conference mixed design of integrated circuits and systems, pp. 119–123.Google Scholar
  19. 19.
    Kazeminia, S., Mahdavi, S., & Gholamnejad, R. (2016). Bulk controlled offset cancellation mechanism for single-stage latched comparator. In MIXDES—23rd international conference mixed design of integrated circuits and systems, pp. 174–178.Google Scholar
  20. 20.
    Gharabaghlo, N. S., Khaneshan, T. M. (2017). High resolution CMOS voltage comparator for high speed SAR ADCs. In 25th Iranian conference on electrical engineering (ICEE), pp. 511–514.Google Scholar

Copyright information

© Springer Science+Business Media, LLC, part of Springer Nature 2018

Authors and Affiliations

  1. 1.EC Department, Institute of TechnologyNirma UniversityAhmedabadIndia

Personalised recommendations