Advertisement

Effect of comparator offset on the linearity of charge sharing ADCs

  • Taimur Rabuske
  • Jorge Fernandes
Article

Abstract

The charge-sharing (CS) switching scheme appeared recently as an alternative to the charge-redistribution (CR) ADC for moderate-resolution low-power applications. One advantage of the CS is that it requires less demanding reference and input buffers. On the other hand, the CS ADC is very sensitive to the comparator offset, because the latter is translated into non-linearity on the ADC transfer curve. This paper examines the mechanism that causes this non-linearity and proposes a closed-form expression for the maximum effective resolution that a CS ADC may achieve in the presence of comparator offset. Finally, the model is verified with behavioral simulations.

Keywords

SAR ADC Charge-sharing Low-voltage Comparator offset DNL INL ENOB 

Notes

Acknowledgments

The authors thank Fabio Rabuske for the valuable discussions and for reviewing the mathematics. This work has been supported by FCT, Fundação para a Ciência e a Tecnologia (Portugal), under Projects PEst-OE/EEI/LA0021/2013 and DISRUPTIVE (EXCL/EEI-ELC/0261/2012); and CNPq, Conselho Nacional de Desenvolvimento Científico e Tecnológico (Brazil), Ph.D. Grant 201887/2011-8.

References

  1. 1.
    Craninckx, J., & van der Plas, G. (2007). A 65fJ/conversion-step 0- to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS. In IEEE ISSCC digest of technical papers (pp. 246–247).Google Scholar
  2. 2.
    Cordova, D., Toledo, P., Klimach, H., Bampi, S. & Fabris, E. (2016). EMI resisting MOSFET-only voltage reference based on ZTC condition. Analog Integrated Circuits and Signal Processing, 89(1), 45–59. doi: 10.1007/s10470-016-0766-5.CrossRefGoogle Scholar
  3. 3.
    Rabuske, T. & Fernandes, J. (2015). A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC. In Proceedings of the ESSCIRC (pp. 311–314).Google Scholar
  4. 4.
    Rabuske, T., & Fernandes, J. (2016). A SAR ADC with a MOSCAP-DAC. IEEE Journal of Solid-State Circuits, 51(6), 1410–1422.CrossRefGoogle Scholar
  5. 5.
    Rabuske, T., & Fernandes, J. (2014). Noise-aware simulation-based sizing and optimization of clocked comparators. Analog Integrated Circuits and Signal Processing, 81(3), 723–728.CrossRefGoogle Scholar
  6. 6.
    Rabuske, T., Rabuske, F., Fernandes, J., & Rodrigues, C. (2015). An 8- bit 0.35-V 5.04-fJ/conversion-step SAR ADC with background self-calibration of comparator offset. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(7), 1301–1307.CrossRefGoogle Scholar
  7. 7.
    Weisstein, E. (2002). CRC concise encyclopedia of mathematics (2nd ed.). London: Taylor & Francis.CrossRefMATHGoogle Scholar
  8. 8.
    Fredenburg, J. A., & Flynn, M. P. (2012). Statistical analysis of ENOB and yield in binary weighted ADCs and DACS with random element mismatch. IEEE Transactions on Circuits and Systems I: Regular Papers, 59(7), 1396–1408.MathSciNetCrossRefGoogle Scholar

Copyright information

© Springer Science+Business Media New York 2016

Authors and Affiliations

  1. 1.INESC-ID, Instituto Superior TécnicoUniversidade de LisboaLisbonPortugal

Personalised recommendations