Analog Integrated Circuits and Signal Processing

, Volume 82, Issue 1, pp 265–283 | Cite as

High level fault modeling of analog circuits through automated model generation using Chebyshev and Newton interpolating polynomials

Article
First Online:
Received:
Revised:
Accepted:
  • 128 Downloads

Abstract

With the help of automated model generation (AMG), high level modeling (HLM) of analog circuits is able to provide useful speedup and acceptable accuracy compared with standard SPICE-level circuit simulation. Unfortunately, this is not the case for high level fault modeling (HLFM) and high level fault simulation (HLFS). This is still a critical issue that industry is facing in reducing analog testing cost. We present a novel algorithm using a fusion of Chebyshev and Newton interpolating polynomials (CNIP) in nonlinear state-space (ss) termed AMG-CNIP for HLFM in analog circuits. It is written in MATLAB and the hardware description language (HDL) VHDL-AMS, respectively. The properties of AMG-CNIP are investigated by modeling nonlinear transmission line circuits using transient analysis. Results show that the AMG-CNIP models can handle both linear and nonlinear fault simulations with reasonable accuracy, and simulation speedup is achieved compared to standard SPICE-level simulations.

Keywords

Automated model generation High level fault modeling VHDL-AMS Chebyshev polynomials Newton polynomials State-space Nonlinear transmission line 
This is a preview of subscription content, log in to check access.

References

  1. 1.
    Wang, C. F. (1991). Digital circuit testing: A guide to DFT and other techniques. San Diego: Academic Press.Google Scholar
  2. 2.
    Dasnurkar S., D.& Abraham, J., A. (2010). “Real-time dynamic hybrid BiST solution for very-low-cost ATE production testing of A/D converters with controlled DPPM.” in 2010. In 11th International Symposium on Quality Electronic Design (ISQED) (pp. 562–569).Google Scholar
  3. 3.
    Spinks, S., J. (1998). Fault simulation for structural testing of analogue integrated circuits. PhD Thesis, Hull University. (United Kingdom).Google Scholar
  4. 4.
    Sunter, S., & Graphics, M. (2010). Essential principles for practical analog BIST. Electronic Design News. Google Scholar
  5. 5.
    Abraham, J., A. & Soma, M. (1995) Mixed-signal test-tutorial C. The European Design and Test Conference (ED&TC).Google Scholar
  6. 6.
    Arabi, K. (2010). Special session 6C: New topic mixed-signal test impact to SoC commercialization,” in VLSI Test Symposium (VTS), 2010 28th (pp. 212–212).Google Scholar
  7. 7.
    Bartsch, E., K. (1999). Improved analogue fault simulation through high level modeling. University of Hull.Google Scholar
  8. 8.
    Kalpana, P., & Gunavathi, K. (2009). Test-generation-based fault detection in analog VLSI circuits using neural networks. ETRI Journal, 31(2), 209–214.CrossRefGoogle Scholar
  9. 9.
    Antao, B., & El-Turky, F., M. (1992) Automatic analog model generation for behavioral simulation. Proceedings of the IEEE Custom Integrated Circuits Conference (pp. 12.2.1–12.2.4).Google Scholar
  10. 10.
    Wilson, P. R., Kilic, Y., Ross, J. N., Zwolinski, M., & Brown, A. D. (2001). “Behavioural modelling of operational amplifier faults using analogue hardware description languages.” In Proceedings of the Fifth IEEE International Workshop on Behavioral Modeling and Simulation. BMAS 2001 (Cat No.01TH8601) (pp. 106–112).Google Scholar
  11. 11.
    Kilic, Y., & Zwolinski, M. (2004). Behavioral fault modeling and simulation using VHDL-AMS to speed-up analog fault simulation. Analog Integrated Circuits and Signal Processing, 39(2), 177–190.CrossRefGoogle Scholar
  12. 12.
    Joannon, Y., Beroulle, V., Robach, C., Tedjini, S., & Carbonero, J.-L. (2008). Choice of a high-level fault model for the optimization of validation test set reused for manufacturing test. VLSI Design, 2008, 1–10.CrossRefGoogle Scholar
  13. 13.
    Gronthoud, G., & Kerkhoff, H. G. (2001). Reducing analogue fault-simulation time by using high -level modelling in dotss for an industrial design. IEEE European Test Workshop, 2001, 61–67.Google Scholar
  14. 14.
    Bartsch, E. K., & Bell, I. (1999). High level analogue fault simulation using linear and non linear models. Radioengineering Journal, 8, 32–34.Google Scholar
  15. 15.
    Meixner, A., & Maly, W. (1991). Fault modeling for the testing of mixed integrated circuits. In International Test Conference (ITS), 26–30 October, 1991 (p. 564-572).Google Scholar
  16. 16.
    Nagi, N., & Abraham, J. (1992). Hierarchical fault modeling for analog and mixed-signal circuits. In 10th IEEE VLSI Test Symposium (pp. 96–101).Google Scholar
  17. 17.
    Roychowdhury, J. (2004) “Algorithmic macromodelling methods for mixed-signal systems. In 17th International Conference on VLSI Design Proceedings (pp. 141–147).Google Scholar
  18. 18.
    Li, P. & Pileggi, L., T. (2003) NORM: Compact model order reduction of weakly nonlinear systems. In Order A Journal On The Theory Of Ordered Sets And Its Applications (pp. 1–6).Google Scholar
  19. 19.
    Rewienski, M., & White, J. (2003). A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(2), 155–170.CrossRefGoogle Scholar
  20. 20.
    Roychowdhury, J. (2003) Piecewise polynomial nonlinear model reduction. In Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451) (pp. 484–489).Google Scholar
  21. 21.
    Tiwary, S., K. & Rutenbar, R., A. (2005) Scalable trajectory methods for on-demand analog macromodel extraction. In Proceedings of the 42nd annual Design and Automation (pp. 403–408).Google Scholar
  22. 22.
    De Jonghe, D., & Gielen, G. (2012). Characterization of analog circuits using transfer function trajectories. IEEE Transcation on Circuits and Systems I, 59(8), 1796–1804.CrossRefGoogle Scholar
  23. 23.
    Xia, L., Bell, I. M., & Wilkinson, A. J. (2010). Automated model generation algorithm for high-level fault modeling. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(7), 1140–1145.CrossRefGoogle Scholar
  24. 24.
    Xia, L., Bell, I., M. & Wilkinson, A., J. (2009). Approach for automated model generation. In 4th International Conference on Design and Techonology of Integrated Systems on Nanascale Era (DTIS09) (pp. 281–286).Google Scholar
  25. 25.
    Dong, N., & Roychowdhury, J. (2008). General-purpose nonlinear model-order reduction using piecewise-polynomial representations. IEEE Transactions on Computer-Aided Design, 27(2), 249–264.CrossRefGoogle Scholar
  26. 26.
    Boyd, J. P. (2001). Chebyshev and Fourier spectrum methods. Section 2.7. Mineola: Dover Publication.Google Scholar
  27. 27.
    Farooq, M., U. & Xia, L. (2013). Local approximation improvement of trajectory piecewise linear macromodels through chebyshev interpolating polynomials. In IEEE/ACM 18th Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 767–772).Google Scholar
  28. 28.
    Yang, W. Y., Cao, W., Chung, T. S., & Morris, J. (2005). Applied numerical methods using MATLAB (p. 528). Hoboken: Wiley.CrossRefGoogle Scholar
  29. 29.
    Varsamis, D., N. & Karampetakis, N., P. (2011). On the Newton multivariate polynomial interpolation with applications. In 7th International Workshop on Multidimensional (nD) Systems (nDs) (pp. 1–8).Google Scholar
  30. 30.
    “SystemVision SPICE reference,” Mentor Graphics Corporation, 2010.Google Scholar
  31. 31.
    Ashenden, P. J., Peterson, G. D., & Teegarden, D. A. (2003). The system designer’s guide to VHDL-AMS. San Francisco: Morgan Kaufmann Publisher.Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Likun Xia
    • 1
  • Muhammad Umer Farooq
    • 1
  • Ian M. Bell
    • 2
  1. 1.Universiti Teknologi Petronas TronohPerakMalaysia
  2. 2.Hull UniversityHullUK

Personalised recommendations