A 6 mW 750 MHz anti-aliasing filter for receiver analog front-end
Mixed Signal Letter
First Online:
Received:
Revised:
Accepted:
- 256 Downloads
Abstract
A low power high speed continuous-time filter for receiver application in standard 90 nm CMOS process is presented. A biquad cell based on the open-loop topology is implemented. Besides, a differential voltage buffer with additional gain boost, high linear voltage-to-voltage conversion and low output impedance is introduced. In this work, a fourth-order filter is implemented. Simulation results show the 750 MHz cutoff frequency with less than −50 dB IM3 for a 300 mVpp input. The power consumption for this filter is 6 mW at a 1.2-V supply.
Keywords
Filter AFE IM3References
- 1.Lo, T. Y., & Hung, C. C. (2010). A 1 GHz OTA-based low-pass filter with a high-speed automatic tuning scheme. IEEE Transactions on Very Large Scale Integration Systems, 19(2), 175–181.CrossRefGoogle Scholar
- 2.Oskooei, M., Masoumi, N., Kamarei, M., & Sjoland, H. (2011). A CMOS 4.35-mW +22-dBm IIP3 continuously tunable channel select filter for WLAN/WiMAX receivers. IEEE Journal of Solid-State Circuits, 46(6), 1382–1391.CrossRefGoogle Scholar
- 3.Zarabadi, S. R., Ismail, M., & Hung, C. C. (1998). High performance analog VLSI computational circuits. IEEE Journal of Solid-State Circuits, 33(4), 644–649.CrossRefGoogle Scholar
- 4.Schaumann, R., & Valkenburg, M. (2001). Design of analog filters. Oxford: Oxford University Press.Google Scholar
- 5.Pandey, P., Silva-Martinez, J., & Liu, X. (2006). A CMOS 140-mW fourth-order continuous-time low-pass filter stabilized with a class AB common-code feedback operating at 550 MHz. IEEE Transactions on Circuits and Systems—I, 53(4), 811–820.CrossRefGoogle Scholar
Copyright information
© Springer Science+Business Media New York 2014