A convex macromodeling of dynamic comparator for analog circuit synthesis
Equation-based circuit optimization using geometric programming (GP) is a promising analog and mixed-signal design framework that is inherently capable of hierarchical design synthesis. By taking a dynamic comparator as a test vehicle, this paper presents a reduced-complexity cell-level macromodeling method compatible with equation-based circuit optimization using GP. A key contribution of this paper is the demonstration of the complexity-reduction method in creating a convex, empirical, and cell-level macromodel. The variable space reduction is guided by the 1st-order modeling obtained from fundamental understandings on the circuit behavior. The proposed modeling is ideally applicable to create a macromodel exhibiting nonlinear behaviors in time-domain, which are not readily captured in a traditional equation-based modeling approach. The numerical experiment using a dynamic comparator in 0.13 μm CMOS process as a test vehicle indicates that the modeling errors for major performance metrics are less than 5 %, while obtained Pareto-front tradeoff provides useful design guidelines on the architecture-level design exploration.
KeywordsAnalog and mixed-signal circuit synthesis Macromodeling Geometric programming Comparator
- 2.Daems, W. et al. (2003b). Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20(1):1–21Google Scholar
- 12.Tiwary, S.K., Rutenbar, R.A. (2006) Faster, Parametric Trajectory-based Macromodels Via Localized Linear Reductions. In: Proc. of ICCAD, San Jose, CA, pp 876–883Google Scholar