A low power DLL based clock and data recovery circuit with wide range anti-harmonic lock
- 513 Downloads
This paper presents a wide frequency range CDR circuit for second generation AiPi+ intra-panel interface. The speed of the proposed clock and data recovery is increased to 1.25 Gbps compared with conventional AiPi+. The DLL-based CDR architecture is adopted to generate multi-phase clocks. We propose a simple scheme for a frequency detector (FD) to overcome the limited frequency range and false lock problem of a conventional delay-locked loop (DLL) to reduce the complexity. In addition, a duty cycle corrector that limits the maximum pulse width is used to avoid the problem of missing clock edges due to the mismatches between rising and falling time of delay cells in the VCDL. Also, the proposed simple DLL architecture comprised of frequency and phase detectors has better process-portability. The proposed CDR is implemented in 0.18 μm technology and the active die area is 660 × 250 μm. The implemented DLL covers a frequency range from 62 to 128 MHz, which is limited only by the characteristics of the delay cell. The peak-to-peak jitter is less than 13 ps when the input frequency is 128 MHz, and the power consumption of the CDR except the input buffer, equalizer, and de-serializer is 5.94 mW from the supply voltage of 1.8 V.
KeywordsDelay-locked loop Wide frequency range Clock and data recovery Multi-phase Frequency detection False locking problem Jitter
This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (No. 2011-0004675).
- 2.Yamguchi, K., Hori, Y., Nakajima, K., Suzuki, K., Mizuno, M., Hayama, H. (2009). A 2.0 Gb/s clock-embedded interface for full-HD 10b 120 Hz LCD drivers with 1/5-rate noise-tolerant phase and frequency recovery. IEEE ISSCC Digest of Technical Papers, pp. 192–193.Google Scholar
- 10.Minami, K., et al. (2000). A 1 GHz portable digital delay-locked loop with infinite phase capture ranges. IEEE ISSCC Digest of Technical Papers, pp. 350–351.Google Scholar
- 15.Rhee, R.W., Ainspan, H., Rylov, S., Rylyakov, A., Beakes, M., Friedman, D., Gowda, S., Soyuer, M. (2003). A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop. Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003, pp. 81–84.Google Scholar
- 17.Young, A., Greason, J.K., & Wong, K.L. (1992). A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. IEEE Journal of Solid-State Circuits, SC-27: 1599–1607.Google Scholar
- 19.Chang, R.C.-H., Chen, H.-M., & Huang, P.-J. (2008) A multiphase-output delay-locked loop with a novel start-controlled phase/frequency detector. IEEE Transactions on Circuits and Systems–I, 55(9): 2483–2490.Google Scholar