Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools

  • Juanjo Noguera
  • Stephen Neuendorffer
  • Sven Van Haastregt
  • Jesus Barba
  • Kees Vissers
  • Chris Dick
Article

Abstract

In this study we explain the implementation of a sphere detector for spatial multiplexing in broadband wireless systems using high-level synthesis (HLS) tools. These modern FPGA design tools accept C/C++ descriptions as input specifications, and automatically generate a register transfer level (RTL) description for FPGA implementation using traditional FPGA implementation tools. We have used AutoESL’s AutoPilot HLS tool to implement this demanding algorithm on a Virtex-5 running at a clock frequency of 225 MHz. The obtained results show that these modern HLS tools produce Quality of Results competitive to the ones obtained using a traditional RTL design approach, while significantly abstracting the designer from the low-level FPGA implementation details.

Keywords

Sphere decoding High level synthesis FPGAs 

References

  1. 1.
    Berkeley Design Technology, Inc. (2007). FPGAs for DSP. BDTI Industry Reports (2nd ed). Available online at: http://www.bdti.com/Services/WPAR/IndustryReports.
  2. 2.
    Grant, M., & Gary, S. (2009). High-level synthesis: Past, present, and future. IEEE Design and Test of Computers, 26(4), 18–25.CrossRefGoogle Scholar
  3. 3.
    Berkeley design technology, Inc. (2010). An independent evaluation of: High-level synthesis tools for xilinx FPGAs. White paper. http://www.xilinx.com/technology/dsp/BDTI_techpaper.pdf. Accessed 22 January 2011.
  4. 4.
    Amiri, K., Cavallaro, J., Dick, C., & Rao, R. M. (2009). A high throughput configurable SDR detector for multi-user MIMO wireless systems. Journal of Signal Processing Systems. doi:10.1007/s11265-009-0360-5.
  5. 5.
    Barbero, L., & Thompson, J. (2006). FPGA design considerations in the implementation of a fixed-throughput sphere decoder for MIMO systems. International Conference on Field Programmable Logic and Applications. doi:10.1109/FPL.2006.311247.
  6. 6.
    Mondal, S., Eltawil, A., Shen, C.-A., & Salama, K. (2009). Design and Implementation of a sort free K-best sphere decoder. IEEE Transactions on Very Large Scale Integration Systems, 17(11), 1497–1501.Google Scholar
  7. 7.
    Yang, C., & Markovic, D. (2008). A multi-core sphere decoder VLSI architecture for MIMO communications. Global Telecommunications Conference. doi:10.1109/GLOCOM.2008.ECP.633.
  8. 8.
    Cupaiuolo, T., Siti, M., & Tomasoni, A. (2010). Low-complexity high throughput VLSI architecture of soft-output ML MIMO detector. In Proceedings of the conference on Design, Automation and Test in Europe (DATE ’10). European Design and Automation Association, 3001 Leuven, Belgium, pp. 1396–1401.Google Scholar
  9. 9.
    Su, K., & Wassell, I. (2005). A new ordering for efficient sphere decoding. IEEE International Conference on Communications. doi:10.1109/ICC.2005.1494671.
  10. 10.
    Barbero, L., & Thompson, J. (2006). Rapid prototyping of a fixed-throughput sphere decoder for MIMO systems. IEEE International Conference on Communications. doi:10.1109/ICC.2006.255278.
  11. 11.
    Dick, C., Trajkovic, M., Denic, S., Vuletic, D. et al. (2009). FPGA implementation of a near-ML sphere detector for 802.16E broadband wireless systems. Software Defined Radio Technical Conference and Product Exposition.Google Scholar
  12. 12.
    Denolf, K., Neuendorffer, S., & Vissers, K. (2009). Using C-to-gates to program streaming image processing kernels efficiently on FPGAs. Field Programmable Logic and Applications. doi:10.1109/FPL.2009.5272373.
  13. 13.
    Takach, A., Bowyer, B., & Bollaert, T. (2005). C Based hardware design for wireless applications. In Proceedings of the conference on Design, Automation and Test in Europe - (DATE '05), Vol. 3, pp. 124–129. Washington, DC, USA: IEEE Computer Society. doi:10.1109/DATE.2005.87. http://dx.doi.org/10.1109/DATE.2005.87.
  14. 14.
    Xu, J., Subramanian, N., Alessio, A., & Hauck, S. (2010). Impulse C vs. VHDL for accelerating tomographic reconstruction. symposium on field-programmable custom computing machines. doi:10.1109/FCCM.2010.33.

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  • Juanjo Noguera
    • 1
  • Stephen Neuendorffer
    • 2
  • Sven Van Haastregt
    • 3
  • Jesus Barba
    • 4
  • Kees Vissers
    • 2
  • Chris Dick
    • 2
  1. 1.Xilinx IrelandDublinIreland
  2. 2.Xilinx, IncSan JoseUSA
  3. 3.Leiden UniversityLeidenThe Netherlands
  4. 4.University of Castilla-La ManchaCiudad RealSpain

Personalised recommendations