A 5 GHz 90-nm CMOS all digital phase-locked loop

Article

Abstract

An all digital phase-locked loop (ADPLL) has been implemented in a 90-nm CMOS process. It uses a phase-frequency detector (PFD) connected to two time-to-digital converters (TDC). To save power the TDCs use delay line cells with uneven delay time. During frequency acquisition an automatic tuning bank controller selects active bank of the digitally controlled oscillator (DCO), which features three separate tuning banks for both high resolution and wide frequency tuning range. To further increase the resolution a high-speed delta-sigma modulator is also used, modulating the DCO fine tuning word. The PLL achieves a measured phase noise of −125 dBc/Hz at 1 MHz offset from a divided-by-2 carrier frequency of 2.58 GHz. The core area is 0.33 mm2 and the current consumption is 30 mA from a 1.2 V supply.

Keywords

All Digital Phase-Locked Loop (ADPLL) Time-to-Digital Converter (TDC) Phase Locked Loop (PLL) Digitally Controlled Oscillator (DCO) RF CMOS 

References

  1. 1.
    Staszewski, R. B., & Balsaras, P. T. (2006). All-digital frequency synthesizer in deep-submicron CMOS. Hoboken, NJ: Wiley.CrossRefGoogle Scholar
  2. 2.
    Dunning, J., Garcia, G., Lundberg, J., & Nuckolls, E. (1995). An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors. IEEE Journal of Solid-State Circuits, 30(4), 412–422.Google Scholar
  3. 3.
    Lu, P., & Sjöland, H. (2009). A 5 GHz 90-nm CMOS all digital phase-locked loop. In IEEE Asia solid-state circuits conf., November 2009, pp. 65–68.Google Scholar
  4. 4.
    Baronti, F., Lunardini, D., Roncella, R., & Saletti, R. (2004). A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme. IEEE Journal of Solid-State Circuits, 39(2), 384–387.CrossRefGoogle Scholar
  5. 5.
    Karadamoglou, K., Paschalidis, N. P., Sarris, E., Stamatopoulos, N., Kottaras, G., & Paschalidis, V. (2004). An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments. IEEE Journal of Solid-State Circuits, 39(1), 214–222.CrossRefGoogle Scholar
  6. 6.
    Hsu, C.-M., Straayer, M. Z., & Perrott, M. H. (2008). A low-noise, wide-BW 3.6 GHz digital fractional-N frequency synthesizer with a noise shaping time-to-digital converter and quantization noise cancellation. IEEE Journal of Solid-State Circuits, 43(12), 2776–2786.CrossRefGoogle Scholar
  7. 7.
    Hanumolu, P., Kim, M., Wei, G., & Moon, U. (2006). A 1.6 Gbps digital clock and data recovery circuit. In Proc. IEEE custom integrated circuits conference (CICC), September 2006, pp. 603–606.Google Scholar
  8. 8.
    Chang, H. H., Lin, J. W., Yang, C. Y., & Liu, S. I. (2002). A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE Journal of Solid-State Circuits, 37(8), 1021–1027.CrossRefGoogle Scholar
  9. 9.
    Chang, H. H., Wang, P. Y., Conan Zhan, J. H., & Hsieh, B. Y. (2008). A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM/GPRS/EDGE. In 2008 IEEE int. solid-state circuits conf. Dig. tech. papers (ISSCC), pp. 200–201.Google Scholar
  10. 10.
    Nikolic, B. N., Oklobdzija, V. G., Stajonovic, V., Jia, W., Chiu, J., & Leung, M. (2000). Improved sense-amplifier-based flip-flop: design and measurements. IEEE Journal of Solid-State Circuits, 35(6), 876–884.CrossRefGoogle Scholar
  11. 11.
    Rylyakov, A. V., Tiernol, J. A., English, G. J., Friedman, D., & Meghelli, M. (2007). A wide power-supply range (0.5 V-to-1.3 V) wide tuning range (500 MHz-to-8 GHz) all-static CMOS ADPLL in 65 nm SOI. In 2007 IEEE int. solid-state circuits conf. Dig. tech. papers (ISSCC), pp. 172–173.Google Scholar
  12. 12.
    Song, M., Kwak, Y. H., Ahn, S., Kim, W., Park, B. H., & Kim, C. (2009). A 10 MHz to 315 MHz cascaded hybrid PLL with piecewise linear calibration TDC. In Proc. IEEE custom integrated circuits conference (CICC), September 2009, pp. 243–246.Google Scholar
  13. 13.
    Grollitsch, W., Nonis, R., & Dalt, N. D. (2010). A 1.4 psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS. In 2010 IEEE int. solid-state circuits conf. Dig. tech. papers (ISSCC), pp. 478–479.Google Scholar
  14. 14.
    Hegazi, E., Sjöland, H., & Abidi, A. (2001). A filtering technique to lower LC oscillator phase noise. IEEE Journal of Solid-State Circuits, 36(12), 1921–1930.CrossRefGoogle Scholar
  15. 15.
    Sjöland, H. (2002). Improved switched tuning for differential CMOS VCO’s. IEEE Transactions on Circuits and Systems II, 49(5), 352–355.CrossRefGoogle Scholar
  16. 16.
    Lu, P., & Sjöland, H. (2008). A 5.4 GHz 90-nm CMOS digitally controlled LC oscillator with 21% tuning range, 1.1 MHz resolution, and 180 dB FOM. In Proc. IEEE Norchip conf., November 2008, pp. 223–226.Google Scholar
  17. 17.
    Temporiti, E., Wu, C. W., Baldi, D., Tonietto, R., & Svelto, F. (2009). A 3 GHz fractional all-digital PLL with a 1.8 MHz bandwidth implementing spur reduction techniques. IEEE Journal of Solid-State Circuits, 44(3), 824–834.CrossRefGoogle Scholar
  18. 18.
    Ferriss, M., & Flynn, M. P. (2007). A 14 mW fractional-N PLL modulator with an enhanced digital phase detector and frequency switching scheme. In 2007 IEEE int. solid-state circuits conf. Dig. tech. papers (ISSCC), pp. 352–353.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2010

Authors and Affiliations

  1. 1.Electrical and Information TechnologyLund UniversityLundSweden

Personalised recommendations