A fast-locking agile frequency synthesizer for MIMO dual-mode WiFi/WiMAX applications

Article
First Online:
Received:
Revised:
Accepted:
  • 111 Downloads

Abstract

In this paper, a wide-range and fast-locking phase-locked loop (PLL) frequency synthesizer using the band selection technique for the agile voltage-controlled oscillator (VCO) is proposed. The minimum time for band selection, discretely tuned by a time-to-voltage converter, can reach four times of the reference period. In addition, a current-enhanced circuit applied to the PLL can make settling behavior faster. The synthesizer is implemented in a 0.13-μm CMOS process, which provides the range from 4.6 GHz to 5.4 GHz with the phase noise of −106 dBc/Hz at 1-MHz offset. Combining the fast-locking techniques, the lock time of the synthesizer can be less than 13.2 μs and consume 39 mW from a 1.2-V power supply.

Keywords

Frequency synthesizer Phase-locked loop Time-to-voltage converter Fast locking Voltage-controlled oscillator Phase alignment 
This is a preview of subscription content, log in to check access.

References

  1. 1.
    IEEE Standard 802.11a-1999: Wireless LAN MAC and PHY Specifications – High-speed Physical Layer in the 5GHz Band, New York, IEEE, 2000.Google Scholar
  2. 2.
    IEEE Standard 802.16a-2003 (Amendment to IEEE Standard for Local and Metropolitan Area Networks – Part 16: Air Interface for Fixed Broadband Wireless Access Systems – Amendment 2: Medium Access Control Modifications and Additional Physical Layer Specifications for 2-11GHz). http://ieee802.org/16/published.html.
  3. 3.
    Lin, T.-H., & Kaiser, W. J. (2001). A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop. IEEE Journal of Solid-State Circuits, 36, 424–431. doi: 10.1109/4.910481.CrossRefGoogle Scholar
  4. 4.
    Marutani, M., et al. (2006). An 18 mW 90 to 770 MHz synthesizer with agile auto-tuning for digital TV-tuners. IEEE International Solid-State Conference Digest of Technical Papers Feb 6–9, pp. 681–690.Google Scholar
  5. 5.
    Aktas, A., & Ismail, M. (2004). CMOS PLL calibration techniques. IEEE Circuits Devices Magazine, 20(5), 6–11. doi: 10.1109/MCD.2004.1343243.CrossRefGoogle Scholar
  6. 6.
    Kuang, X., & Wu, N. (2006). A fast-settling PLL frequency synthesizer with direct frequency presetting. IEEE International Solid-State Conference Digest of Technical Papers Feb 6–9, pp. 741–750.Google Scholar
  7. 7.
    Lin, T.-H., & Lai, Y.-J. (2007). An agile VCO frequency calibration technique for a 10-GHz CMOS PLL. IEEE Journal of Solid-State Circuits, 42, 340–349. doi: 10.1109/JSSC.2006.889360.CrossRefGoogle Scholar
  8. 8.
    Keliu, S., & Edgar, S.-S. (2005). CMOS PLL synthesizers: Analysis and design (pp. 105–107). New York, NY: Springer.Google Scholar
  9. 9.
    Vaucher, C. S. (2000). An adaptive PLL tuning system architecture combining high spectral purity and fast settling time. IEEE Journal of Solid-State Circuits, 35, 490–502. doi: 10.1109/4.839909.CrossRefGoogle Scholar
  10. 10.
    Lee, J., & Kim, B. A. (1999). 250 MHz low jitter adaptive bandwidth PLL. IEEE International Solid-State Conference Digest of Technical Papers, pp. 346–347.Google Scholar
  11. 11.
    Banerjee, D. (1998). PLL performance, simulation, and design. National Semiconductor.Google Scholar

Copyright information

© Springer Science+Business Media, LLC 2009

Authors and Affiliations

  1. 1.SoC Technology CenterIndustrial Technology Research InstituteHsinchuTaiwan, ROC
  2. 2.Department of Electrical EngineeringNational Chung Hsing UniversityTaichungTaiwan, ROC

Personalised recommendations