A digitally controlled 2.4-GHz oscillator in 65-nm CMOS
- First Online:
- 175 Downloads
This article presents a 2.4-GHz digitally controlled oscillator (DCO) for the ISM band. The circuit is designed using a 65-nm CMOS technology with an operating voltage of 1.2 V. The DCO comprises an LC oscillator core and the digital interface logic. The measured total frequency range is from 2.26 to 3.04 GHz. Its frequency quantization step is approximately 20 kHz, and using a digital ΣΔ-modulator (SDM), its effective frequency resolution is better than 1 kHz. Current consumption of the oscillator core is tunable through a 6-bit digital word. The measured phase noise is −122 dBc/Hz at 1-MHz offset frequency with 4.8-mA current consumption.
KeywordsDCO LC oscillator Digital control Sigma–delta modulator SDM LSB dithering Capacitance dithering Varactor bank CMOS
- 5.Dalt, N. D., Knopf, C., & Burian, M., et al. (2006). A 10-b 10 GHz digitally controlled LC oscillator in 65 nm CMOS. IEEE International Solid-State Circuit Conference. Digest of Technical Papers, 669–678.Google Scholar