Design of low noise charge amplifier in sub-micron technology for fast shaping time
- 280 Downloads
A discussion of the noise optimisation of the fast charge sensitive amplifier (CSA) for imaging systems using highly segmented semiconductor detectors is presented. In such systems a limited power dissipation per single channel is available while a good noise performance and a fast signal processing time are required. This paper describes the CSA noise optimisation for several CMOS technology generations with the minimum transistor gate length ranging from 0.13μm to 0.8μm and for a detector capacitance in the range from 0.5 pF to 12 pF. In a well-designed CSA, followed by a fast shaper stage, an equivalent noise charge (ENC) is dominated by the thermal noise of an input MOS transistor. In the applications considered the input transistor usually works in a moderate inversion region where no simple formula for the noise performance exists. Our analyses are made using a simplified EKV model and are compared with HSPICE simulations using BSIM3v3 models. We show several novel aspects of the noise optimisation of the CSA regarding the optimum transistor width and the sensitivity of the ENC to this width.
KeywordsCharge amplifier Noise Moderate inversion
Unable to display preview. Download preview PDF.
- 2.P. O'Connor and G. De Geronimo, “Prospects for charge sensitive amplifiers in scaled CMOS.” Nuclear Instruments and Methods, vol. A480, pp. 713–725, 2002.Google Scholar
- 3.K. Korbel, “Układy elektroniki front-end.” AGH Uczelniane Wydawnictwa Naukowo-Dydaktyczne, Cracow, Poland, 2000.Google Scholar
- 4.E. Gatti and P.F. Manfredi, “Processing the signal from solid-state detectors in elementary particle physics.” La Revista del Nuovo Cimento, vol. 9, no. 1, 1986.Google Scholar
- 7.E. Nygard et al., “CMOS low noise amplifier for microstrip readout. Design and results.” Nuclear Instruments and Methods, vol. A301, pp. 506–516, 1991.Google Scholar
- 10.P. Grybos, “Design for a low noise of multichannel integrated circuits on example on RX64 chip.” Electronics and Telecommunication Quarterly, Polish Scientific Publishers PWN, Poland, vol. 50, no. 3, pp. 441–470, 2004.Google Scholar
- 11.P. O'Connor, J.-F. Pratte, and G. De Geronimo, “Low noise charge amplifier in submicron CMOS.” Vth International Workshop on Front End Electronics (FEE 2003) Snowmass, USA, July 2, 2003.Google Scholar
- 12.J. Kaplon, “Fast bipolar and CMOS rad-hard front end electronics for silicon strip detector.” PhD Thesis, AGH University of Science and Technology, Cracow, Poland, 2004.Google Scholar