PAD: A New Interactive Knowledge-Based Analog Design Approach
- 234 Downloads
This paper presents a new Procedural Analog Design tool called PAD. It is a chart-based design environment dedicated to the design of analog circuits aiming to optimize design and quality by finding good tradeoffs. This interactive tool allows step-by-step design of analog cells by using guidelines for each analog topology. Its interactive interface enables instantaneous visualization of design tradeoffs. At each step, the user modifies interactively one subset of design parameters and observes the effect on other circuit parameters. At the end, an optimized design is ready for simulation (verification and fine-tuning). The present version of PAD covers the design of basic analog structures (one transistor or groups of transistors) and the procedural design of transconductance amplifiers (OTAs) and different operational amplifier topologies. The basic analog structures’ calculator embedded in PAD uses the complete set of equations of the EKV MOS model, which links the equations for weak and strong inversion in a continuous way [1, 2]. Furthermore, PAD provides a layout generator for matched substructures such as current mirrors, cascode stages and differential pairs.
Keywordsanalog CAD tools knowledge-based CMOS circuit design systematic design
Unable to display preview. Download preview PDF.
- 1.C. Enz F. Krummenacher and E.A. Vittoz, “An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications.” J. Analog Integrated Circuits and Signal Processing, vol. 8, pp. 83–114, 1995.Google Scholar
- 2.M. Bucher, C. Lallement, C. Enz, F. Théodoloz, and F. Krummenacher, “The EPFL-EKV MOSFET model equations for simulation, Version 2.6.” Technical Report, EPFL, July 1998, available on-line: http://legwww.epfl.ch/EKV
- 3.D. Binkley, M. Bucher, and D. Foty, “Design-oriented characterization of CMOS over the continuum of inversion level and channel length.” The 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000, vol. 1, pp. 161–164, 2000.Google Scholar
- 4.F. Silveira, D. Flandre, and P.G.A. Jespers, “A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a Silicon-on-Insulator micropower OTA.” IEEE Journal of Solid-State Circuits, vol. 31, no. 9, pp. 1314–1319, 1996.Google Scholar
- 5.M. Bucher, C. Lallement, and C.C. Enz, “An efficient parameter extraction methodology for the EKV MOST model.” In IEEE International Conference on Microelectronic Test Structures Proceedings, ICMTS 1996, 1996, pp. 145–150.Google Scholar
- 6.R. Spence, “The facilitation of insight for analog design.” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 5, pp. 540–548, 1999.Google Scholar
- 7.P. Maulik, L. Carley, and D. Allstot, “Sizing of cell-level analog circuits using constrained optimization techniques.” IEEE Journal of Solid-State Circuits, vol. 28, no. 3, pp. 233–241, 1993.Google Scholar
- 8.D. Stefanovic, M. Kayal, M. Pastre, and V.B. Litovski, “Procedural analog design (PAD) tool.” In Fourth International Symposium on Quality Electronic Design Proceedings, ISQED 2003, 2003, pp. 313–318.Google Scholar
- 9.D. Stefanovic, M. Kayal, and M. Pastre, “PAD: un outil de CAO pour la conception procédurale de cellules intégrées analogiques.” 4ème colloque sur le Traitement Analogique de l’Information, du Signal et ses Applications, TAISA’03, Sept. 2003.Google Scholar
- 10.PAD beta version can be downloaded from: http://legwww. epfl.ch/CSL/