Monitoring properties of analog and mixed-signal circuits

EUROSYS

Abstract

In this paper, we present a comprehensive overview of the property-based monitoring framework for analog and mixed-signal systems. Our monitoring approach is centered around the Signal Temporal Logic (Stl) specification language, and is implemented in a stand-alone monitoring tool (Amt). We apply this property-based methodology to two industrial case studies and briefly present some recent extensions of Stl that were motivated by practical needs of analog designers.

Keywords

Monitoring Temporal logic Analog and mixed signal Validation 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Alur R., Feder T., Henzinger T.A.: The benefits of relaxing punctuality. J. ACM 43(1), 116–146 (1996)MathSciNetMATHCrossRefGoogle Scholar
  2. 2.
    Alur, R., Henzinger, T.A.: Back to the future: towards a theory of timed regular languages. In: FOCS, pp. 177–186 (1992)Google Scholar
  3. 3.
    Asarin, E., Donzé, A., Maler, O., Nickovic, D.: Parametric identification of temporal properties. In: RV (2011)Google Scholar
  4. 4.
    Bauer, A., Leucker, M., Schallhart, C.: Monitoring of real-time properties. In: FSTTCS, pp. 260–272 (2006)Google Scholar
  5. 5.
    Clarke E.M., Donzé A., Legay A.: On simulation-based probabilistic model checking of mixed-analog circuits. Formal Methods Syst. Des. 36(2), 97–113 (2010)MATHCrossRefGoogle Scholar
  6. 6.
    D’Angelo, B., Sankaranarayanan, S., Sánchez, C., Robinson, W., Finkbeiner, B., Sipma, H.B., Mehrotra, S., Manna, Z.: LOLA: runtime monitoring of synchronous systems. In: TIME, pp. 166–174 (2005)Google Scholar
  7. 7.
    Donzé, A.: Breach, a toolbox for verification and parameter synthesis of hybrid systems. In: CAV, pp. 167–170 (2010)Google Scholar
  8. 8.
    Donzé, A., Bartocci, O.M.E., Nickovic, D., Grosu, R., Smolka, S.: On temporal logics and signal processing. In: AIVA (2012)Google Scholar
  9. 9.
    Donzé, A., Fanchon, E., Gattepaille, L.M., Maler, O.: Tracqui Philippe. Robustness analysis and behavior discrimination in enzymatic reaction networks. PLoS ONE 6(9), e24246, 09 (2011)Google Scholar
  10. 10.
    Donzé, A., Maler, O.: Robust satisfaction of temporal logic over real-valued signals. In: FORMATS, pp. 92–106 (2010)Google Scholar
  11. 11.
    D’Souza, D., Tabareau, N.: On timed automata with input-determined guards. In: FORMATS/FTRTFT, pp. 68–83 (2004)Google Scholar
  12. 12.
    Fainekos, G.E., Girard, A., Pappas, G.J.: Temporal logic verification using simulation. In: FORMATS, pp. 171–186 (2006)Google Scholar
  13. 13.
    Fainekos, G.E., Pappas, G.J.: Robustness of temporal logic specifications. In: FATES/RV, pp. 178–192 (2006)Google Scholar
  14. 14.
    Fainekos G.E., Pappas G.J.: Robustness of temporal logic specifications for continuous-time signals. Theor. Comput. Sci. 410(42), 4262–4291 (2009)MathSciNetMATHCrossRefGoogle Scholar
  15. 15.
    JESD79-2C: DDR2 SRAM Specification. Jedec Standard (2008)Google Scholar
  16. 16.
    Jones K.D., Konrad V., Nickovic D.: Analog property checkers: a DDR2 case study. Formal Methods Syst. Des. 36(2), 114–130 (2010)MATHCrossRefGoogle Scholar
  17. 17.
    Kossentini, C., Caspi, P.: Mixed delay and threshold voters in critical real-time systems. In: FORMATS/FTRTFT, pp. 21–35 (2004)Google Scholar
  18. 18.
    Kossentini, C., Caspi, P.: Approximation, sampling and voting in hybrid computing systems. In: HSCC, pp. 363–376 (2006)Google Scholar
  19. 19.
    Koymans R.: Specifying real-time properties with metric temporal logic. Real Time Syst. 2(4), 255–299 (1990)CrossRefGoogle Scholar
  20. 20.
    Maler, O., Nickovic, D.: Monitoring temporal properties of continuous signals. In: FORMATS/FTRTFT, pp. 152–166 (2004)Google Scholar
  21. 21.
    Maler, O., Nickovic, D., Pnueli, A.: From MITL to timed automata. In: FORMATS, pp. 274–289 (2006)Google Scholar
  22. 22.
    Maler, O., Nickovic, D., Pnueli, A.: Checking temporal properties of discrete, timed and continuous behaviors. In: Pillars of Computer Science, pp. 475–505 (2008)Google Scholar
  23. 23.
    Mosterman, P.J.: An overview of hybrid simulation phenomena and their support by simulation packages. In: HSCC, pp. 165–177 (1999)Google Scholar
  24. 24.
    Nickovic, D., Maler, O.: AMT: a property-based monitoring tool for analog systems. In: FORMATS, pp. 304–319 (2007)Google Scholar
  25. 25.
    Sammane, G.A., Zaki, M.H., Dong, Z.J., Tahar, S.: Towards assertion based verification of analog and mixed signal designs using PSL. In: FDL, pp. 293–298 (2007)Google Scholar
  26. 26.
    Schrammel, P., Jeannet, B.: From hybrid data-flow languages to hybrid automata: a complete translation. In: HSCC, pp. 167–176 (2012)Google Scholar
  27. 27.
    Verilog AMS 2.3.: Language Reference Manual. Accellera Systems Initiative (2008)Google Scholar

Copyright information

© Springer-Verlag 2012

Authors and Affiliations

  1. 1.CNRS-VERIMAGUniversity of GrenobleGrenobleFrance
  2. 2.AIT Austrian Institute of TechnologyViennaAustria

Personalised recommendations