Skip to main content
SpringerLink
Log in

A power efficient PFD-CP architecture for high speed clock and data recovery application

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

This paper explores a speed and power improved dead zone free, low gate count CMOS phase frequency detector with charge pump (PFD-CP) for clock and data recovery application. Implemented in 90 nm CMOS technology, the proposed circuit configuration estimates a layout area of 420.66 μm2 and burns a low power as small as 172.10 μW when simulated with 5 GHz frequency at a power supply of 1.2 V at Cadence Virtuoso platform. With the elimination of reset path available in conventional PFD, this architecture doesn’t only become blind zone free, but it also offers a lower phase noise and output noise of − 142.46 dBc/Hz and − 131.145 dBc/Hz respectively at 1 MHz offset. We have also studied the performance metrics with skew and without skew at different extreme corners for schematic and post layout to manifest the variation awareness and robustness of the circuit. The scalability of the circuit arrangement is also endorsed at lower CMOS technology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  • Abdul Majeed KK, Kailath BJ (2013) A novel phase frequency detector for a high frequency PLL design. Procedia Eng 64(2013):377–384

    Article  Google Scholar 

  • Chen W-H, Inerowicz ME, Jung B (2010) Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans Circuits Syst II Express Briefs 57(12):936–940

    Article  Google Scholar 

  • Garg SK, Singh B (2016) A novel design of an efficient low power phase frequency detector for delay locked loop. In: IEEE international conference on power electronics, intelligent control and energy systems (ICPEICES). Delhi, India

  • He Y et al (2014) An improved fast acquisition PFD with zero blind zone for the PLL application. In: 2014 IEEE international conference on electron devices and solid-state circuits (EDSSC). Chenhdu, China

  • Hwang M-S, Kim J, Jeong D-K (2009) Reduction of pump current mismatch in charge-pump PLL. Electron Lett 45(3):135–136

    Article  Google Scholar 

  • Jalalifar M, Byun G-S (2013) Near-threshold charge pump circuit using dual feedback loop. Electron Lett 49(23):1436–1438

    Article  Google Scholar 

  • Johansson H (1998) A simple precharged CMOS phase frequency detector. IEEE J Solid State Circuits 33(2):295–299

    Article  Google Scholar 

  • Joram N, Wolf R, Ellinger F (2014) High swing PLL charge pump with current mismatch reduction. Electron Lett 50(9):661–663

    Article  Google Scholar 

  • Koithyar A, Ramesh TK (2018) A faster phase frequency detector using transmission gate–based latch for the reduced response time of the PLL. Int J Circuit Theory Appl 46(4):842–854

    Article  Google Scholar 

  • Kondoh H et al (1995) A 1.5-V 250-MHz to 3.0-V 622-MHz operation CMOS phase-locked loop with pre-charge type phase-frequency detector. IEICE Trans Electron 78(4):381–388

    Google Scholar 

  • Lee T-C, Lee W-L (2006) A spur suppression technique for phase-locked frequency synthesizers. In: IEEE international solid-state circuits conference (ISSCC 2006). Digest of technical papers. San Francisco, USA, pp 2432–2441

  • Lee GB, Chan PK, Siek L (1999) A CMOS phase frequency detector for charge pump phase-locked loop. In: 42nd Midwest symposium on circuits systems, vol 2. IEEE, Las Cruces, NM, USA

  • Liang C-F, Chen S-H, Liu S-I (2008) A digital calibration technique for charge pumps in phase-locked systems. IEEE J Solid State Circuits 43:390–398

    Article  Google Scholar 

  • Liu P et al (2012) PLL charge pump with adaptive body-bias compensation for minimum current variation. Electron Lett 48(1):16–18

    Article  Google Scholar 

  • Mansuri M, Liu D, Yang C-KK (2002) Fast frequency acquisition phase-frequency detectors for GSa/s phase-locked loops. IEEE J Solid State Circuits 37:1331–1334

    Article  Google Scholar 

  • Nanda U, Acharya DP, Patra SK (2016) Design of an efficient phase frequency detector to reduce blind zone in a PLL. Microsyst Technol 2016:1–7

    Google Scholar 

  • Razavi B (1996) Design of monolithic phase-locked loops and clock circuits—a tutorial. In: Monolithic phase-locked loops and clock recovery circuits. IEEE Press

  • Savoj J, Razavi B (2001) A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector. IEEE J Solid State Circuits 36(5):761–768

    Article  Google Scholar 

  • Soliman S, Yuan F, Raahemifar K (2002) An overview of design techniques for CMOS phase detectors. Circuits Syst. In: IEEE international symposium on circuit and systems (ISCAS) 2002, vol 5. IEEE, Phoenix, Arizona, USA

  • Strzelecki J, Ren S (2015) Near-zero dead zone phase frequency detector with wide input frequency difference. Electron Lett 51(14):1059–1061

    Article  Google Scholar 

  • Weste NHE, Eshragrian K (1993) Principles of CMOS VLSI design, 2nd edn. Addison Wesley, Reading

    Google Scholar 

  • Winterstein A, Nossek JA (2018) Analytic signal model for flip-flop based phase-frequency detectors. Electron Lett 54(4):200–202

    Article  Google Scholar 

  • Zhang L et al (2018) An improved fast acquisition phase frequency detector for high speed phase-locked loops. In: AIP conference proceedings, vol 1955, no. 1. AIP Publishing

Download references

Acknowledgements

We would like to thank MEITY (No. 9(1)/2014-MDD), Government of India for offering financial assistance under SMDP-C2SD project to carry out this work.

Author information

Authors and Affiliations

  1. Integrated Circuit and System (i-CAS) Lab, Department of Electronics and Communication Engineering (ECE), National Institute of Technology, Yupia, Arunachal Pradesh, 791112, India

    Madhusudan Maiti, Suraj Kumar Saw & Alak Majumder

  2. Department of Electronics and Communication Engineering, Birla Institute of Technology, Mesra, Jharkhand, 835215, India

    Vijay Nath

Authors
  1. Madhusudan Maiti
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Suraj Kumar Saw
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Vijay Nath
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Alak Majumder
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Alak Majumder.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Appendix: System specification

Appendix: System specification

CPU: Core (TM) i5, Intel (R)

Operating System: 64 bit Cent OS 6.8

Processor Speed: 3.3 GHz

Cadence Version: Virtuoso 6.1.7.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Maiti, M., Saw, S.K., Nath, V. et al. A power efficient PFD-CP architecture for high speed clock and data recovery application. Microsyst Technol 25, 4615–4624 (2019). https://doi.org/10.1007/s00542-019-04458-4

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-019-04458-4

Search

Navigation