Han–Carlson adder based high-speed Vedic multiplier for complex multiplication

Technical Paper
  • 13 Downloads

Abstract

Critical role is played by multipliers in modern digital signal processing systems. The overall system is affected by multipliers in terms of speed and computational complexity. In this paper, a Han–Carlson adder (HCA) based high-speed Vedic multiplier is proposed. The proposed Vedic multiplier uses Urdhva–Tiryakbhyam sutra of Vedic multiplication. Han–Carlson adder is one of the parallel-prefix adders which provides high-speed to the proposed multiplier architecture. Proposed architecture of 64 × 64 bit Vedic multiplier is implemented using Xilinx ISE 14.2 navigator in VHDL. The implementation results of proposed architecture are compared with conventional Vedic multipliers with different adders which show that the conventional multipliers is having larger time delay as compared to proposed multiplier. Furthermore, complex multiplication architectures, using three and four 32 × 32 bit proposed Vedic multipliers are also implemented. The results of these complex multiplication architectures are also compared with conventional Booth multiplier and Array multiplier based architectures which show that the complex multiplication using proposed architecture provides improved delay, low hardware (LUTs) and low complexity.

References

  1. Anjana R, Abishna B, Harshitha MS, Abhishek E, Ravichandra V, Suma MS (2014) Implementation of Vedic multiplier using Kogge stone adder. In: IEEE international conference on embedded systems (ICES), pp 28–31Google Scholar
  2. Devpura P, Paliwal A (2016) High throughput Vedic multiplier using binary to excess-1 code converter. Int J Adv Res Electron Commun EngGoogle Scholar
  3. Gupta T, Sharma JB (2017) A CSA based architecture of Vedic multiplier for complex multiplication. Springer Ambient Communications and Computer Systems (RACCCS)Google Scholar
  4. Han T, Carlson DA (1987) Fast area efficient VLSI adders. In: IEEE 8th symposium on computer arithmetic, pp 49–56Google Scholar
  5. Jais A, Palsodkar P; SM-IEEE (2016) Design and implementation of 64 bit multiplier using Vedic algorithm. In: IEEE international conference on communication and signal processing (ICCSP)Google Scholar
  6. Jhamb GM, Lohani H (2016) Design, implementation and performance comparison of multiplier topologies in power-delay space. Int J Eng Sci Technol 19:355–363CrossRefGoogle Scholar
  7. Jumbe S, Mandavgane RN, Khatri DM (2015) Review of parallel polynomial multiplier based on FFT using Indian Vedic mathematics. Int J Comput Appl 111Google Scholar
  8. Kalyani SS, Reddy MC (2016) Design of efficient HanCarlson adder. Int J Innov Eng TechnolGoogle Scholar
  9. Kamalapur V, Aithal V, Naik SR, Navalgund SS (2014) A novel approach to design complex multiplier using Vedic sutras. In: IEEE international conference on circuits, communication, control and computing (I4C), pp 398–403Google Scholar
  10. Kulkarni RR (2015) Comparison among different adders. IOSR J VLSI Signal Process 5:1–6Google Scholar
  11. Mehta P, Gawali D (2009) Conventional versus Vedic mathematical method for hardware implementation of multiplier. In: IEEE international conference on advances in computing, control and telecommunication technologiesGoogle Scholar
  12. Potipireddi BK, Asati A (2013) Automated HDL generation of two’s complement Dadda multiplier with Parallel Prefix Adders. Int J Adv Res Electr Electron Instrum Eng 2Google Scholar
  13. Raja L, Vinodhini A (2014) An optimized wallace tree multiplier using parallel prefix HanCarlson adder for DSP processors. Int J Adv Res Electron Commun Eng 3Google Scholar
  14. Raju R, Veerakumar S (2016) Design and implementation of low power and high performance Vedic multiplier. In: IEEE international conference on communication and signal processing (ICCSP)Google Scholar
  15. Rao KD, Gngadhar Ch, Korrai PK (2015) FPGA implementation of efficient Vedic multiplier. In: IEEE international conference on information processing (ICIP)Google Scholar
  16. Rao KD, Gngadhar Ch, Korrai PK (2016) FPGA implementation of complex multiplier using minimum delay Vedic real multiplier architecture. In: IEEE international conference on electrical, computer and electronics engineering (UPCON), pp 580–584Google Scholar
  17. Saha P, Banerjee A, Bhattacharya A, Dandapat A (2011) High speed ASIC design of complex multiplier using Vedic mathematics. In: Proceedings of IEEE students’ technology symposium (TechSym), pp 237–241Google Scholar
  18. Smith AB, Lim CC (2001) Parallel prefix adder design. In: IEEE 15th symposium on computer arithmetic, pp 218–225Google Scholar
  19. Yagain D, Krishna V, Baliga A (2012) Design of high-speed adders for efficient digital design blocks. Int Sch Res NetwGoogle Scholar

Copyright information

© Springer-Verlag GmbH Germany, part of Springer Nature 2018

Authors and Affiliations

  1. 1.Department of Electronics EngineeringRajasthan Technical UniversityKotaIndia

Personalised recommendations