Advertisement

Neural Computing and Applications

, Volume 31, Supplement 1, pp 133–146 | Cite as

Hotness-aware page partition management method

  • Fengjun ShangEmail author
  • Chang Liu
  • Wenkai Wang
S.I. : Machine Learning Applications for Self-Organized Wireless Networks
  • 93 Downloads

Abstract

The era of big data is here, the demand of mass data for the storage and processing ability of computer system is bigger and bigger. The computer’s information process ability is strong enough; however, the performance of computer storage system has not improved much. In this paper, we use the DRAM and PCM to build mixed main memory and use the SSD and HDD to build secondary storage to build a hybrid storage system. Aiming at the hit rate in hybrid main memory and the writing life of PCM, a hotness-aware page management algorithm is proposed. We research the hybrid memory architecture based on PCM and DRAM, and we propose a page partition management method based on heat perception. We use the operating mechanism that is similar with traditional CLOCK algorithm to ensure the system hit rate. And we lead into the recently twice concept of writing distance and combine with the page history information to accurately judge the hot or cold of pages. Then, we design the page migration management mechanism. By writing clock linked list to track the page writing heat dynamic, we move the hot page to DRAM. And, we reduce the number of PCM write to improve the life of PCM. Finally, it is verified by the simulation experiments that this method reduces the number of write times on PCM by 9.5%, while ensuring the hit rate.

Keywords

Mass data Hybrid storage Hotness-aware Migration strategy 

Notes

Acknowledgements

The work has been supported by the National Natural Science Foundation of China (No. 61672004) and the Chongqing Research Program of Basic Research and Frontier Technology under Grant NO. cstc2016jcyjA0590.

References

  1. 1.
    Konstantinou I, Tsoumakos D, Mytilinis I, et al. (2013) DBalancer: distributed load balancing for NoSQL data-stores. In: Proceedings of the 2013 ACM SIGMOD international conference on management of data. ACM, pp 1037–1040Google Scholar
  2. 2.
    Derong SHEN, Ge YU, Xite WANG et al (2013) Survey on NoSQL for management of big data. J Softw 24(9):1786–1803Google Scholar
  3. 3.
    Raoux S, Burr GW, Breitwisch MJ et al. (2008) Phase-change random access memory: a scalable technology. IBM J Res Dev 52(4–5):465–480CrossRefGoogle Scholar
  4. 4.
    Lee BC, Ipek E, Mutlu O, et al (2009) Architecting phase change memory as a scalable dram alternative. In: International symposium on computer architecture. DBLP, pp 2–13Google Scholar
  5. 5.
    Lee E, Yoo S, Jang J E, et al (2012) Shortcut-JFS: A write efficient journaling file system for phase change memory. In: MASS Storage Systems and Technologies. IEEE, pp 1-6CrossRefGoogle Scholar
  6. 6.
    Lee E, Jang JE, Kim T et al. (2013) On-demand snapshot: an efficient versioning file system for phase-change memory. IEEE Trans Knowl Data Eng 25(12):2841–2853CrossRefGoogle Scholar
  7. 7.
    Choi GS, On BW, Choi K et al. (2013) PTL: PRAM translation layer. Microprocess Microsyst 37(37):24–32CrossRefGoogle Scholar
  8. 8.
    Jin KK, Lee HG, Choi S, et al. (2008) A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems. In: ACM and IEEE international conference on embedded software, EMSOFT 2008, Atlanta, GA, USA, October 2010. DBLP, pp 31–40Google Scholar
  9. 9.
    Qureshi MK, Srinivasan V, Rivers JA (2009) Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput Archit News 37(3):24–33CrossRefGoogle Scholar
  10. 10.
    Qureshi MK, Karidis J, Franceschini M, et al (2009) Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling. IEEE/ACM international symposium on microarchitecture. ACM, pp 14–23Google Scholar
  11. 11.
    Zhangling WU, Peiquan JIN, Lihua YUE, Xiaofeng MENG (2015) A survey on PCM-based big data storage and management. J Comput Res Dev 52(2):343–361Google Scholar
  12. 12.
    Zhangling WU (2016) Key technology researches for hybrid storage systems based on phase change memory. University of Science and Technology of China, HefeiGoogle Scholar
  13. 13.
    Park SK, Seok H, Shin DJ, et al (2012) PRAM wear-leveling algorithm for hybrid main memory based on data buffering, swapping, and shifting. In: ACM symposium on applied computing. ACM, pp 1643–1644CrossRefGoogle Scholar
  14. 14.
    Park SK, Min KM, Park KW et al. (2014) Adaptive wear-leveling algorithm for PRAM main memory with a DRAM buffer. ACM Trans Embed Comput Syst 13(4):1–25MathSciNetCrossRefGoogle Scholar
  15. 15.
    Lee S, Bahn H, Noh SH (2011) Characterizing memory write references for efficient management of hybrid PCM and DRAM memory. In: IEEE, international symposium on modelling, analysis, and simulation of computer and telecommunication systems. IEEE Computer Society, pp 168–175CrossRefGoogle Scholar
  16. 16.
    Lee S, Bahn H, Noh SH (2014) CLOCK-DWF: a write-history-aware page replacement algorithm for hybrid PCM and DRAM memory architectures. IEEE Trans Comput 63(9):2187–2200MathSciNetCrossRefzbMATHGoogle Scholar
  17. 17.
    Ramos LE, Gorbatov E, Bianchini R (2011) Page placement in hybrid memory systems. In: International conference on supercomputing, 2011, Tucson, AZ, USA, May 31–June. DBLP, pp 85–95Google Scholar
  18. 18.
    Seok H, Park Y, Park KW et al. (2011) Efficient page caching algorithm with prediction and migration for a hybrid main memory. ACM SIGAPP Appl Comput Rev 11(4):38–48CrossRefGoogle Scholar
  19. 19.
    Chen K, Jin P, Yue L (2014) A novel page replacement algorithm for the hybrid memory architecture involving PCM and DRAM. In: Network and parallel computing. pp 108–119Google Scholar
  20. 20.
    Shin DJ, Park SK, Kim SM, et al. (2012) Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory. In: ACM research in applied computation symposium. ACM, pp 395–402Google Scholar
  21. 21.
    Im S, Shin D (2014) Differentiated space allocation for wear leveling on phase-change memory-based storage device. IEEE Trans Consum Electron 60(1):45–51CrossRefGoogle Scholar
  22. 22.
    Song Z (2010) Phase change memory, vol. 1. Science Press, Beijing pp 47–47Google Scholar
  23. 23.
    Jiang S, Zhang X (2002) LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance. In: International conference on measurements and modeling of computer systems, SIGMETRICS 2002, June 15–19, Marina Del Rey, California, USA. DBLP, pp 31–42Google Scholar
  24. 24.
    Chen K, Jin P, Yue L (2015) Efficient buffer management for PCM-enhanced hybrid memory architecture. In: Web technologies and applications. Springer, pp 29–40Google Scholar
  25. 25.
    Jin P, Ou Y, Rder T et al. (2012) AD-LRU: an efficient buffer replacement algorithm for flash-based databases. Data Knowl Eng 72(1):83–102CrossRefGoogle Scholar
  26. 26.
    Chao YU, Jian WANG, Weiqing LING et al. (2016) Design and implementation of a hybrid storage and query system based on Hadoop for massive traffic data. Inf Technol Inform 1–2:82–86Google Scholar

Copyright information

© The Natural Computing Applications Forum 2018

Authors and Affiliations

  1. 1.College of Computer Science and TechnologyChongqing University of Posts and TelecommunicationsChongqingChina

Personalised recommendations