QPACE: power-efficient parallel architecture based on IBM PowerXCell 8i
QPACE is a novel massively parallel architecture optimized for lattice QCD simulations. Each node comprises an IBM PowerXCell 8i processor. The nodes are interconnected by a custom 3-dimensional torus network implemented on an FPGA. The architecture was systematically optimized with respect to power consumption. This put QPACE in the number one spot on the Green500 List published in November 2009. In this paper we give an overview of the architecture and highlight the steps taken to improve power efficiency.
KeywordsParallel architectures Special-purpose and application-based systems
Unable to display preview. Download preview PDF.
- 1.Baier H et al (2009) QPACE: a QCD parallel computer based on cell processors. arXiv:0911.2174 [hep-lat]
- 2.http://www.green500.org (accessed on 01 July 2010)
- 3.Boettiger H, Krill B, Rinke S (2010) QPACE: energy-efficient high performance computing. In: 23th international conference on architecture of computing systems 2010 (ARCS ’10) workshop proceedings Google Scholar
- 4.Clark MA, Babich R, Barros K, Brower RC, Rebbi C (2009) Solving lattice QCD systems of equations using mixed precision solvers on GPUs. arXiv:0911.3191 [hep-lat]