An insight to the performance of vertical super-thin body (VSTB) FET in presence of interface traps and corresponding noise and RF characteristics
- 20 Downloads
We investigated vertical super-thin body (VSTB) FET performance in presence of different interface (HfO2/Si) trap distributions (uniform and Gaussian) and concentrations using TCAD tools. For trap concentration (TC) of 1013 eV−1 cm−2, the percentage change in on-to-off current ratio (Ion/Ioff) is 93.91% for uniform trap (UT) and 49.8% for Gaussian trap (GT) distribution. For the same TC, subthreshold swing (SS) shows percentage change of 5.1% for UT and 11.41% for GT distribution. Thus, the device performance shows good immunity for TC up to 1013 eV−1 cm−2. However, for TC = 1014 eV−1 cm−2 SS degrades significantly. The influence of traps on the cumulative effect of three noise sources (diffusion + generation–recombination/G–R + flicker) and on individual noise sources (G–R and diffusion) is explained qualitatively at low and high frequencies (f = 1 MHz and 10 GHz). The study shows that the overall noise cannot disturb the device performance at very high frequency. Various radio-frequency (RF) parameters like transconductance (gm), total input capacitance (Cgg), gate-drain capacitance (Cgd), unit-gain cutoff frequency (fT), and gain–bandwidth-product (GBP) are also studied for variation of trap types. For TC = 1014 eV−1 cm−2, the percentage change in fTmax (GBPmax) is − 21.43% (− 8%) for UT and − 22.86% (− 9.6%) for GT distribution.
This work is an outcome of a project under CSIR-EMR-II (Sanction no. 22 (0737)17/EMR-II dated 16th May, 2017), Govt. of India awarded to Electronics and Communication Engineering, NIT Silchar, Silchar 788010, India. The authors would also like to acknowledge Mr. Saurav Roy and Mr. Ravi Singh Kurmvanshi for their aid in proper handling of related software.
- 3.R.T. Bühler, R. Giacomini, M.A. Pavanello, J.A. Martino, Fin cross-section shape influence on short channel effects of MuGFETs. J. Integr. Circuits Syst. 7, 137–144 (2012)Google Scholar
- 4.J.C. Tinoco, J. Alvarado, A.G. Martinez-Lopez, J. Raskin, Impact of extrinsic capacitances on FinFETs RF performance, in 2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Santa Clara, CA, 2012, pp. 73–76. 10.1109/SiRF.2012.6160141Google Scholar
- 6.F. Balestra, Silicon-on-Insulator Devices, Wiley Encyclopedia of Electrical and Electronics Engineering, edited by John G. Webster (Wiley, 2014).Google Scholar
- 7.V. Jaju, V. Dalal, Silicon-on-insulator technology, in EE 530 Advances in MOSFETs, pp. 1–12, 2004.Google Scholar
- 11.V. Koldiaev, R. Pirogova, Vertical super-thin body semiconductor on dielectric wall devices and methods of their fabrication. U.S. Patent 8 796 085 B2, 2014.Google Scholar
- 14.K. Uchida, J. Koga, S.-I. Takagi, Experimental study on carrier transport mechanisms in double- and single-gate ultrathin-body MOSFETs—Coulomb scattering, volume inversion, and δTSOI-induced scattering, in IEEE International Electron Devices Meeting 2003, Washington, DC, USA, 2003, pp.33.5.1–33.5.4. 10.1109/IEDM.2003.1269402Google Scholar
- 22.R. Jiang, E. Xie, Z. Wang, Interfacial chemical structure of HfO2/Si film fabricated by sputtering. Appl. Phys. Lett. 89(14), 142 907-1–142 907-3 (2006)Google Scholar
- 32.Sentaurus Device User Manual, Version J 2014.09 (Synopsis Inc., Mountain View, 2014)Google Scholar
- 34.International Technology Roadmap for Semiconductors. (2015). [Online]. https://eps.ieee.org/images/files/Roadmap/ITRSFacInt2015.pdf.
- 39.M. Schlosser, K.K. Bhuwalka, M. Sauter, T. Zilbauer, T. Sulima, I. Eisele, Fringing-induced drain current improvement in the tunnel field-effect transistor with high-к gate dielectrics. IEEE Trans. Electron Devices 56(1), 100–108 (2009). https://doi.org/10.1109/TED.2008.2008375 ADSCrossRefGoogle Scholar
- 42.KWJ Chew et al., RF performance of 28 nm PolySiON and HKMG CMOS devices, in 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Phoenix, AZ, 2015, pp. 43–46. 10.1109/RFIC.2015.7337700Google Scholar