Applied Physics A

, 123:268 | Cite as

Gate-tuned negative differential resistance observed at room temperature in an array of gold nanoparticles

  • Tran Thi Thu Huong
  • Kazuhiko Matsumoto
  • Masataka Moriya
  • Hiroshi Shimada
  • Yasuo Kimura
  • Ayumi Hirano-Iwata
  • Yoshinao Mizugaki
Rapid communication

Abstract

We fabricated a single-electron (SE) device using gold nanoparticles (Au NPs). Drain, source, and gate electrodes on a SiO\({_2}\)/Si substrate were formed using electron beam lithography (EBL) and thermal evaporation of Au. Subsequently, solutions of 3-nm-diameter and 5-nm-diameter Au NPs were dropped on the device to make current paths through Au NPs among the electrodes. Measurements of the device exhibited negative differential resistance (NDR) in the current–voltage characteristics between the drain and source electrodes at room temperature (298 K). The NDR behavior was tuned by applying a gate voltage.

References

  1. 1.
    Z. A. K. Durrani, Single-Electron Devices and Circuits in Silicon, Chap. 1 (Imperial College Press, London, 2010)Google Scholar
  2. 2.
    K. K. Likharev, Proc. IEEE, (1999), p. 606Google Scholar
  3. 3.
    B.H. Choi, S.W. Hwang, I.G. Kim, H.C. Shin, Y. Kim, E.K. Kim, Appl. Phys. Lett. 73, 3129 (1998)ADSCrossRefGoogle Scholar
  4. 4.
    K. Matsumoto, M. Ishii, K. Segawa, Y. Oka, B.J. Vartanian, J.S. Harris, Appl. Phys. Lett. 68, 34 (1996)ADSCrossRefGoogle Scholar
  5. 5.
    HWCh. Postma, T. Teepen, Z. Yao, M. Grifoni, C. Dekker, Science 293, 76 (2001)ADSCrossRefGoogle Scholar
  6. 6.
    Y. Azuma, Y. Yasutake, K. Kono, M. Kanehara, T. Teranishi, Y. Majima, Jpn. J. Appl. Phys. 49, 090206 (2010)ADSCrossRefGoogle Scholar
  7. 7.
    J.-H. Lee, J. Cheon, S.B. Lee, Y.-W. Chang, S.-I. Kim, K.-H. Yoo, J. Appl. Phys. 98, 084315 (2005)ADSCrossRefGoogle Scholar
  8. 8.
    H. Nakashima, K. Uozumi, Jpn. J. Appl. Phys. 34, L 1659 (1995)Google Scholar
  9. 9.
    C.P. Heij, D.C. Dixon, P. Hadley, J.E. Mooij, Appl. Phys. Lett. 74, 1042 (1999)ADSCrossRefGoogle Scholar
  10. 10.
    W.-C. Liu, J.-H. Tsai, W.-S. Lour, L.-W. Laih, S.-Y. Cheng, K.-B. Thei, C.-Z. Wu, I.E.E.E. Trans, Electron Devices 44, 520 (1997)ADSCrossRefGoogle Scholar
  11. 11.
    T. Kim, Y. Jeong, K. Yang, IET Circuits Devices Syst. 2, 281 (2008)CrossRefGoogle Scholar
  12. 12.
    K.J. Chen, T. Waho, K. Maezawa, M. Yamamoto, IEEE Electron Device Lett. 17, 309 (1996)ADSCrossRefGoogle Scholar
  13. 13.
    F. Capasso, S. Sen, A.Y. Cho, D. Sivco, IEEE Electron Device Lett. 8, 297 (1987)ADSCrossRefGoogle Scholar
  14. 14.
    H.L. Chan, S. Mohan, P. Mazumder, G.I. Haddad, IEEE J. Solid-State Circuits 31, 1151 (1996)CrossRefGoogle Scholar
  15. 15.
    T.C.L.G. Sollner, P.E. Tannenwald, D.D. Peck, W.D. Goodhue, Appl. Phys. Lett 45, 1319 (1984)ADSCrossRefGoogle Scholar
  16. 16.
    Y. Ueda, N. Akamatsu, I.E.E.E. Trans, Circuits Syst. 28, 217 (1981)Google Scholar
  17. 17.
    Y. Ando, U.S. Patent 5920231 (1999)Google Scholar
  18. 18.
    H. Tanimoto, U.S. Patent 4904952 (1990)Google Scholar
  19. 19.
    V.B. Engelkes, J.M. Beebe, C.D. Frisbie, J. Am. Chem. Soc. 126, 14287 (2004)CrossRefGoogle Scholar
  20. 20.
    M. Moriya, T.T.T. Huong, K. Mastumoto, H. Shimada, Y. Kimura, A. Hirano-Iwata, Y. Mizugaki, Appl. Phys. A 122, 756 (2016)ADSCrossRefGoogle Scholar
  21. 21.
    C. Wasshuber, Computational Single-Electronics (Springer-Verlag Wien, New York, 2001)CrossRefMATHGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2017

Authors and Affiliations

  • Tran Thi Thu Huong
    • 1
  • Kazuhiko Matsumoto
    • 1
  • Masataka Moriya
    • 1
  • Hiroshi Shimada
    • 1
  • Yasuo Kimura
    • 2
  • Ayumi Hirano-Iwata
    • 3
  • Yoshinao Mizugaki
    • 1
  1. 1.The University of Electro-CommunicationsChofuJapan
  2. 2.Tokyo University of TechnologyHachiojiJapan
  3. 3.Tohoku UniversitySendaiJapan

Personalised recommendations