Journal of Cryptology

, Volume 24, Issue 2, pp 375–397 | Cite as

Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive

Article

Abstract

In this paper, we analyze ring oscillator (RO) based physical unclonable function (PUF) on FPGAs. We show that the systematic process variation adversely affects the ability of the RO-PUF to generate unique chip-signatures, and propose a compensation method to mitigate it. Moreover, a configurable ring oscillator (CRO) technique is proposed to reduce noise in PUF responses. Our compensation method could improve the uniqueness of the PUF by an amount as high as 18%. The CRO technique could produce nearly 100% error-free PUF outputs over varying environmental conditions without post-processing while consuming minimum area.

Key words

Ring oscillator Physical unclonable function Challenge–response Process variations (PV) Systematic process variation Uniqueness Reliability 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    G.E. Suh, S. Devadas, Physical unclonable functions for device authentication and secret key generation, in Proceedings of the 44th Annual Design Automation Conference (ACM, New York, 2007), pp. 9–14 CrossRefGoogle Scholar
  2. [2]
    H. Onodera, Variability: Modeling and its impact on design. IEICE Trans. Electron. E89-C(3), 342–348 (2006) CrossRefGoogle Scholar
  3. [3]
    L.-T. Pang, B. Nikolic, Measurements and analysis of process variability in 90 nm CMOS. IEEE J. Solid-State Circuits 44(5), 1655–1663 (2009) CrossRefGoogle Scholar
  4. [4]
    P. Sedcole, P.Y.K. Cheung, Within-die delay variability in 90-nm FPGAs and beyond, in Proceedings of International Conference on Field Programmable Technology (IEEE, New York, 2006), pp. 97–104 Google Scholar
  5. [5]
    J. Guajardo, S.S. Kumar, G.-J. Schrijen, P. Tuyls, FPGA intrinsic PUFs and their use for IP protection, in Proceedings of the 9th International Workshop on Cryptographic Hardware and Embedded Systems. LNCS, vol. 4727 (2007), pp. 63–80 CrossRefGoogle Scholar
  6. [6]
    Y. Su, J. Holleman, B. Otis, A 1.6 pJ/bit 96% stable chip ID generating circuit using process variations, in International Solid-State Circuits Conference. Digest of Technical Papers (IEEE, New York, 2007), pp. 406–411 CrossRefGoogle Scholar
  7. [7]
    R. Maes, P. Tuyls, I. Verbauwhede, Intrinsic PUFs from flip-flops on reconfigurable devices, in 3rd Benelux Workshop on Information and System Security, 2008 Google Scholar
  8. [8]
    B. Gassend, D.E. Clarke, M. van Dijk, S. Devadas, Silicon physical random functions, in Conference on Computer and Communications Security, ed. by V. Atluri (ACM, New York, 2002), pp. 148–160 Google Scholar
  9. [9]
    D. Lim, J.W. Lee, B. Gassend, G.E. Suh, M. van Dijk, S. Devadas, Extracting secret keys from integrated circuits. IEEE Trans. Very Large Scale Integr. 13(10), 1200–1205 (2005) CrossRefGoogle Scholar
  10. [10]
    S.S. Kumar, J. Guajardo, R. Maes, G.J. Schrijen, P. Tuyls, The butterfly PUF: Protecting IP on every FPGA, in International Workshop on Hardware-Oriented Security and Trust (IEEE, New York, 2008), pp. 67–70 CrossRefGoogle Scholar
  11. [11]
    M.-D. Yu, S. Devadas, Secure and robust error correction for physical unclonable functions. IEEE Des. Test Comput. 27(1), 48–65 (2010) CrossRefGoogle Scholar
  12. [12]
    D.S. Boning, S. Nassif, Models of process variations in device and interconnect, in Design of High Performance Microprocessor Circuits, ed. by A. Chandrakasan, W. Bowhill, F. Fox (IEEE Press, New York, 2000), Chap. 6 Google Scholar
  13. [13]
    B. Skoric, P. Tuyls, An efficient fuzzy extractor for limited noise, Cryptology ePrint Archive, Publication Number 030, 2009 Google Scholar
  14. [14]
    C. Bosch, J. Guajardo, A. Sadeghi, J. Shokrollahi, P. Tuyls, Efficient helper data key extractor on FPGAs, in Proceedings of the 10th International Workshop on Cryptographic Hardware and Embedded Systems. LNCS, vol. 5154 (2008), pp. 181–197 Google Scholar
  15. [15]
    C. En Yin, G. Qu, Temperature-aware cooperative ring oscillator PUF, in International Workshop on Hardware-Oriented Security and Trust (IEEE Press, New York, 2009), pp. 36–42 CrossRefGoogle Scholar
  16. [16]
    V. Vivekraja, L. Nazhandali, Circuit-level techniques for reliable physically unclonable functions, in International Workshop on Hardware-Oriented Security and Trust (IEEE Press, New York, 2009), pp. 30–35 CrossRefGoogle Scholar
  17. [17]
    H. Yu, P.H.W. Leong, H. Hinkelmann, L. Moller, M. Glesner, Towards a unique FPGA-based identification circuit using process variations, in International Conference on Field Programmable Logic and Applications (IEEE Press, New York, 2009), pp. 397–402 Google Scholar
  18. [18]
    S. Morozov, A. Maiti, P. Schaumont, An analysis of delay based PUF implementations on FPGA, in 6th International Symposium on Applied Reconfigurable Computing. LNCS, vol. 5992 (2010), pp. 382–387 Google Scholar
  19. [19]
    A. Maiti, J. Casarona, L. McHale, P. Schaumont, A large scale characterization of RO-PUF, in Proceedings of the International Workshop on Hardware-Oriented Security and Trust (HOST) (IEEE, New York, 2010), pp. 94–99 CrossRefGoogle Scholar

Copyright information

© International Association for Cryptologic Research 2010

Authors and Affiliations

  1. 1.Secure Embedded Systems Lab, Bradley Department of Electrical and Computer EngineeringVirginia Polytechnic Institute and State UniversityBlacksburgUSA

Personalised recommendations