Advertisement

Circuits, Systems, and Signal Processing

, Volume 35, Issue 8, pp 2669–2682 | Cite as

Multichannel Time Skew Calibration for Time-Interleaved ADCs Using Clock Signal

  • Lei Qiu
  • Yuanjin Zheng
  • Liter Siek
Article

Abstract

Time skew in time-interleaved ADCs (TI-ADCs) degrades the system’s linearity significantly.To address this problem, a time skew calibration method is proposed here that employs the divided clock signal as calibration signal. The divided squared clock signal containing a limited number of harmonics is demonstrated to be effective to extract the time skew, which is detected by comparing the estimated mean value of the product of two adjacent channels’ signals without extra reference ADC channel. The extracted time skew is subsequently compensated by a capacitor array-based digitally controlled delay block. Simulation results of a 4-channel 1GS/s 12-bit TI-ADC design demonstrated that the proposed calibration technique improved the spurious-free dynamic range of the ADC to 77 dB with a digitally controlled delay block that offers a time tuning resolution of 0.2 ps.

Keywords

Analog-to-digital converter (ADC) Calibration Time skew Time interleaved 

References

  1. 1.
    W.C. Black, D.A. Hodges, Time-interleaved converter arrays. IEEE J. Solid State Circuits 15(6), 1024–1029 (1980)Google Scholar
  2. 2.
    D. Camarero, K. Ben Kalaia, J.F. Naviner, P. Loumeau, Mixed-signal clock-skew calibration technique for time-interleaved ADCs. IEEE Trans. Circuits Syst. I: Regul. Pap. 55(11), 3676–3687 (2008)MathSciNetCrossRefGoogle Scholar
  3. 3.
    L. Chi Ho, P.J. Hurst, S.H. Lewis, A four-channel time-interleaved ADC with digital calibration of inter-channel timing and memory errors. IEEE J. Solid State Circuits 45(10), 2091–2103 (2010)CrossRefGoogle Scholar
  4. 4.
    V. Divi, G. Wornell, Blind calibration of timing skew in time-interleaved analog-to-digital converters. IEEE J. Sel. Top. Signal Process. 3(3), 509–522 (2009)CrossRefGoogle Scholar
  5. 5.
    N.L. Dortz et al., A 1.62GS/s Time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS. IEEE ISSCC Dig. Tech. Papers, (2014) pp. 386–387Google Scholar
  6. 6.
    M. El-Chammas, B. Murmann, A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid State Circuits 46(4), 838–847 (2011)CrossRefGoogle Scholar
  7. 7.
    S.K. Gupta, M.A. Inerfield, J. Wang, A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW power realized by a high bandwidth scalable time-interleaved architecture. IEEE J. Solid State Circuits 41(12), 2650–2657 (2006)CrossRefGoogle Scholar
  8. 8.
    A. Haftbaradaran, K.W. Martin, A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs. IEEE Trans. Circuits Syst. II Exp. Br. 55(3), 234–238 (2008)CrossRefGoogle Scholar
  9. 9.
    C.C. Hsu, F.C. Huang, C.Y. Shih, C.C. Huang, Y.H. Lin, C.C. Lee, B. Razavi, An 11b 800MS/s time-interleaved ADC with digital background calibration, in IEEE ISSCC Dig. Tech. Papers (2007), pp. 464–465Google Scholar
  10. 10.
    S. Huang, B.C. Levy, Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 53(6), 1278–1288 (2006)CrossRefGoogle Scholar
  11. 11.
    H. Jin, E.K.F. Lee, A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47(7), 603–613 (2000)CrossRefGoogle Scholar
  12. 12.
    N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 48(3), 261–271 (2001)CrossRefGoogle Scholar
  13. 13.
    Q. Lei, Y. Zheng, D. Zhu, S. Liter, A Statistic based time skew calibration method for time-interleaved ADCs, in IEEE International Symposium on Circuits and Systems (2014), pp. 2373–2376Google Scholar
  14. 14.
    Y.C. Lim, Y.X. Zou, J.W. Lee, S.C. Chan, Time-interleaved analog-to-digital-converter compensation using multichannel filters. IEEE Trans. Circuit Syst. I Regul. Pap. 56(10), 2234–2247 (2009)MathSciNetCrossRefGoogle Scholar
  15. 15.
    S. Munkyo, M.J.W. Rodwell, U. Madhow, Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter. IEEE Trans. Microw Theory Tech. 53, 1072–1082 (2005)CrossRefGoogle Scholar
  16. 16.
    B. Setterberg, K. Poulton, S. Ray, D.J. Huber, V. Abramzon, G. Steinbach, J.P. Keane, B. Wuppermann, M. Clayson, M. Martin, R. Pasha, E. Peeters, A. Jacobs, F. Demarsin, A. Al-Adnani, P. Brandt, A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction, in IEEE ISSCC Dig. Tech. Papers (2013), pp. 466–467Google Scholar
  17. 17.
    D. Stepanović, B. Nikolić, A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS. IEEE J. Solid State Circuits 48(4), 971–982 (2013)CrossRefGoogle Scholar
  18. 18.
    Sunghyuk Lee, Anantha P. Chandrakasan, Hae-Seung Lee, A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration, in IEEE ISSCC Dig. Tech. Papers (2014), pp. 384–385Google Scholar
  19. 19.
    T.H. Tsai, P.J. Hurst, S.H. Lewis, Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters. IEEE Trans. Circuits Syst. II Exp. Br. 53(10), 1133–1137 (2006)CrossRefGoogle Scholar
  20. 20.
    T.H. Tsai, P.J. Hurst, S.H. Lewis, Correction of mismatches in a time-interleaved analog-to-digital converter in an adaptively equalized digital communication receiver. IEEE Trans. Circuits Syst. I Regul. Pap. 56(2), 307–319 (2009)MathSciNetCrossRefGoogle Scholar
  21. 21.
    C. Tsang, Y. Chiu, J. Vanderhaegen, S. Hoyos, C. Chen, R. Brodersen, B. Nikolic, Background ADC calibration in digital domain, in Proceedings of the IEEE CICC (2008), pp. 301–304Google Scholar
  22. 22.
    C. Vogel, S. Saleem, S. Mendel, Adaptive blind compensation of gain and timing mismatches in -channel time-interleaved ADCs, in Proceedings 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2008), pp. 49–52Google Scholar
  23. 23.
    C. Vogel, The impact of combined channel mismatch effects in time-interleaved ADCs. IEEE Trans. Instrum. Meas. 54(2), 415–427 (2005)CrossRefGoogle Scholar
  24. 24.
    Chung-Yi Wang, Wu Jieh-Tsorng, A background timing-skew calibration technique for time-interleaved analog-to-digital converters. IEEE Trans. Circuits Syst. II Exp. Br. 53(4), 299–303 (2006)CrossRefGoogle Scholar
  25. 25.
    Chung-Yi Wang, Wu Jieh-Tsorng, A multiphase timing-skew calibration technique using zero-crossing detection. IEEE Trans. Circuits Syst. I Reg. Pap. 56(6), 1102–1114 (2009)MathSciNetCrossRefGoogle Scholar
  26. 26.
    H. Wei, P. Zhang, B.D. Sahoo, B. Razavi, An 8Bit 4GS/s 120mW CMOS ADC. IEEE J. Solid State Circuits 47(11), 2763–2772 (2014)Google Scholar

Copyright information

© Springer Science+Business Media New York 2015

Authors and Affiliations

  1. 1.The School of Electrical and Electronic EngineeringNanyang Technological UniversitySingaporeSingapore

Personalised recommendations