Advertisement

Circuits, Systems, and Signal Processing

, Volume 35, Issue 2, pp 367–383 | Cite as

Phase Interpolator with Improved Linearity

  • George SouliotisEmail author
  • Costas Laoudias
  • Fotis Plessas
  • Nikolaos Terzopoulos
Article

Abstract

An analog phase interpolator with improved step linearity is presented in this paper. The linearity is improved by setting the time constant of the output nodes in suitable value and by employing a fine trimming technique. The performance and the improved linearity have been verified with post-layout simulations using a well-established CMOS 65 nm technology and transistors with standard threshold voltages. The clock frequency is at 2.5 GHz and the core voltage supply at 1.2 V. Its low phase noise makes the circuit suitable for high-speed systems where low jitter performance is required.

Keywords

Phase interpolator Clock and data recovery SerDes 

References

  1. 1.
    B. Abiri, A. Shivnaraine, R. Sheikholeslami, H. Tamura, M. Kibune, A 1-to-6Gb/s phase-interpolator-based burst-mode CDR in 65 nm CMOS, in Proceedings of Solid-State Circuits Conference Digest of Technical Papers. pp. 154–155 (2011)Google Scholar
  2. 2.
    M. Benyahia, J. B. Moulard, F. Badets, A. Mestassi, T. Finateu, L. Vogt, F. Boissieres, A digitally controlled 5 GHz analog phase interpolator with 10 GHz LC PLL, in Proceedings of International Conference Design & Technology of Integrated Systems in Nanoscale Era. pp. 130–135 (2007)Google Scholar
  3. 3.
    H. Chung, D.-K. Jeong, W. Kim, An 128-phase PLL using interpolation technique. J. Semicond. Technol. Sci. 3(4), 181–186 (2003)Google Scholar
  4. 4.
    B.W. Garlepp, K.S. Donnelly, J. Kim, P.S. Chau, J.L. Zerbe, C. Huang, C. V. Tran, C.L. Portmann, D. Stark, Y.-F. Chan, T.H. Lee, M.A. Horowitz, A portable digital DLL architecture for CMOS interface circuits, in Proceedings of 1998 Symposium on VLSI Circuits. Digest of Technical Papers. pp. 214–215 (1998)Google Scholar
  5. 5.
    P.K. Hanumolu, G.-Y. Wei, U.-K. Moon, A wide-tracking range clock and data recovery circuit. IEEE J. Solid State Circuits 43(2), 425–429 (2008)CrossRefGoogle Scholar
  6. 6.
    S. Hu, C. Jia, K. Huang, C. Zhang, X. Zheng, Z. Wang, A 10 Gbps CDR based on phase interpolator for source synchronous receiver in 65 nm CMOS, in Proceedings of IEEE International Symposium Circuits Systems. pp. 309–312 (2012)Google Scholar
  7. 7.
    Y. Jiang, A. Piovaccan, A compact phase interpolator for 3.1256G Serdes application, in Proceedings of Southwest Symposium Mixed-Signal Design. pp. 249–252 (2003)Google Scholar
  8. 8.
    S. Kumakil, A.H. Johari, T. Matsubara, I. Hayashi, H. Ishikurol, A 0.5 V 6-bit scalable phase interpolator, in Proceedigs of IEEE Asia Pacific Conference on Circuits and Systems. pp. 1019–1022 (2010)Google Scholar
  9. 9.
    L.N. Li, W.P. Cai, A phase interpolator CDR with low-voltage CML circuits. J. Electron. Sci. Technol. 10(4), 314–318 (2012)Google Scholar
  10. 10.
    A. Nicholson, J. Jenkins, A. van Schaik, T.J. Hamilton, T. Lehmann, A 1.2 V 2-bit phase interpolator for 65 nm CMOS, in Proceedings of IEEE International Symposium Circuits Systems. pp. 2039–2042 (2012)Google Scholar
  11. 11.
    S. Sidiropoulos, M. Horowitz, A semidigital dual delay-locked loop. IEEE J. Solid State Circuits 32(11), 1683–1692 (1997)CrossRefGoogle Scholar
  12. 12.
    H. Takauchi, H. Tamura, S. Matsubara, M. Kibune, Y. Doi, T. Chiba, H. Anbutsu, H. Yamaguchi, T. Mori, M. Takatsu, K. Gotoh, T. Sakai, T. Yamamura, A CMOS multichannel 10-Gb/s transceiver. IEEE J. Solid State Circuits 38(12), 2094–2100 (2003)CrossRefGoogle Scholar
  13. 13.
    C.-K.K. Yang, Design of High-Speed Serial Links in CMOS. Technical report: CSL-TR-98-775. Computer Systems Lab, Department of Electrical Engineering and Computer Science, Stanford University. http://i.stanford.edu/pub/cstr/reports/csl/tr/98/775/CSL-TR-98-775.pdf (1998). Accessed 20 May 2015

Copyright information

© Springer Science+Business Media New York 2015

Authors and Affiliations

  • George Souliotis
    • 1
    Email author
  • Costas Laoudias
    • 1
  • Fotis Plessas
    • 2
  • Nikolaos Terzopoulos
    • 3
  1. 1.Department of PhysicsUniversity of PatrasPatrasGreece
  2. 2.Department of Electrical and Computer EngineeringUniversity of ThessalyVolosGreece
  3. 3.Department of Computing and Communication Technologies, Faculty of Technology, Design and EnvironmentOxford Brookes UniversityWheatley, OxfordUK

Personalised recommendations