Algorithm and implementation of parallel multiplication in a mixed number system

  • Luo Yinfang 
Regular Papers
  • 20 Downloads

Abstract

This paper presents a high-speed multiplication algorithm for the mixed number system of the ordinary binary number and the symmetric redundant binary number. It is implemented with the multivalued logic theory, and 3-valued and 2-valued circuits are used. The 3-valued circuit proposed in this paper is an emitter-coupled logic circuit with high speed, simplicity and powerful functions. A 3-valued ECL threshold gate can simultaneously produce six types of one-variable operations. The array multiplier, designed with the algorithm and the circuits, is fast and simple, and is suitable for building LSI. It can be used in a high-speed computer just as an ordinary binary multiplier.

References

  1. [1]
    A. Avizienis, Signed-digital Number Representions for fast parallel Arithmetic,IEEE Trans. on Elec. Comp., EC-10: 9 (1961), 389–400.MathSciNetCrossRefGoogle Scholar
  2. [2]
    A. Avizienis, A Study of Redundant Number Representions for Parallel Digital Computers, Ph.D. Thesis University of Illinois. Urbama, Illinoin, 5 (1960).Google Scholar
  3. [3]
    C.Y. Chow and J.E. Robwrison, Logical Design of a Redundant Binary Adder, Proc. 4th Symp. Computer Arithmetic, 10 (1978), 109–115.Google Scholar
  4. [4]
    N. Takagi, H. Yasuura and S. Yajima, High-speed VLSI Multiplication Algorithm with Redundant Binary Addition Tree,IEEE Trans. Comput., C-34: 9 (1985), 789–796.MATHCrossRefGoogle Scholar
  5. [5]
    Gu Weinan and Zheng Qilun, Lattice symmetric ternary logic system and its simplification,Chinese Journal of Computers,6: 4 (1983), 317–320.MathSciNetGoogle Scholar

Copyright information

© Science Press, Beijing China and Allerton Press Inc. 1988

Authors and Affiliations

  • Luo Yinfang 
    • 1
  1. 1.Institute of Computing TechnologyAcademia SinicaBeijingChina

Personalised recommendations