Practical Failure Analysis

, Volume 1, Issue 6, pp 45–52 | Cite as

Novel deprocessing technique for failure analysis of flip-chip integrated circuit packages

  • M. R. Marks
Peer Reviewed Articles

Abstract

A novel technique for flip-chip package deprocessing that allows for detailed failure analysis of internal flip-chip packaging structures and chip circuitry has been developed. A systematic approach of selective wet etching and plasma etching is utilized. Understanding of package level reliability can be greatly enhanced with the capability to systematically access and examine defects in three-dimensions with powerful analytical tools such as the SEM/EDS. Additionally, the ability to inspect large areas of internal packaging structures, e.g., solder bump array, in three-dimensions makes it faster and more convenient to locate defects, compared to two-dimensional techniques such as progressive cross-sectioning. Case studies involving defects in solder bumps, underfill material, and substrate metallization are presented.

Keywords

failure analysis flip-chip solder underfill solder mask molding compound metallization 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    T.W. Lee:Microelectronic Failure Analysis, T.W. Lee and S.V. Pabbisetty, ed., American Society for Materials, 1993, pp. 61–74.Google Scholar
  2. 2.
    Technics Plasma GmbH, Dieselstrasse 22a, D-85551 Kirchheim/Munich, Germany.Google Scholar
  3. 3.
    J.L. Checchi:Handbook of Plasma Processing Technology, S.M. Rossnagel, J.J. Cuomo, and W.D. Westwood, ed., Noyes Publications, New Jersey, 1990, pp. 14–69.Google Scholar
  4. 4.
    D.L. Flamm:Introduction to Plasma Chemistry, Academic Press Inc., New York, 1989, pp. 168–169.Google Scholar
  5. 5.
    F.L. Pompeo, A.J. Call, and J.T. Coffin:Proc. ASME/JSME Int. Intersociety Elect. Packaging Conf., Hawaii, 1995, pp. 781–787.Google Scholar
  6. 6.
    R. Satoh, K. Arakawa, M. Harada, and K. Matsui:IEEE Trans. on Component, Hybrid, and Manuf. Technol., vol. 14(1), IEEE, New York, 1991, pp. 224–232.CrossRefGoogle Scholar
  7. 7.
    L. Goenka and A. Achari:IEEE/CPMT Int. Symp. on Elect. Manuf. Technol., IEEE, New York, 1996, pp. 430–437.CrossRefGoogle Scholar
  8. 8.
    P.L. Hacke, A.F. Sprecher, and H. Conrad:Thermal Stress and Strain in Microelectronics Packaging, J.H. Lau, ed., Van Nostrand Reinhold, New York, 1993, pp. 507–514.Google Scholar
  9. 9.
    I. Fukuzawa, S. Ishiguro, and S. Nanbu:Proc. IEEE Int. Reliability Physics Symp., IEEE, New York, 1985, pp. 192–197.Google Scholar

Copyright information

© ASM International - The Materials Information Society 2001

Authors and Affiliations

  • M. R. Marks
    • 1
  1. 1.Package Development DepartmentAIC Semiconductor Sdn. Bhd.Kulim, KedahMalaysia

Personalised recommendations