Vertical processing of integer group-data streams. III. application to binary arithmetic operations
Software-Hardware Systems
Received:
- 18 Downloads
Keywords
Digit Number Vertical Processing Digit Pair Parallel Adder Vertical Organization
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Preview
Unable to display preview. Download preview PDF.
References
- 1.Ya. E. Romm, “Vertical processing of integer group-data streams. I. Group arithmetic operations,” Kibern. Sist. Anal., No. 3, 123–151 (1998).Google Scholar
- 2.V. M. Khrapchenko, “An asymptotic bound of the addition time in a parallel adder,” Probl. Kibern.,19, 107–123 (1967).Google Scholar
- 3.B. Commentz-Walter, “Size-depth tradeoff in monotone boolean formulae,” Acta Informatica, No. 12, 227–243 (1979).Google Scholar
- 4.I. K. Rystsov, “Bounds for parallel addition time of two numbers,” Kibern. Sist. Anal., No. 4, 11–24 (1991).Google Scholar
- 5.A. Avizhenis, “Failure-resistance is a property ensuring permanent availability of digital systems,” IEEE Trans.,66, No. 10, 5–25 (1978).Google Scholar
- 6.A. I. Berezenko and T. V. Solokhina, “Arithmetic systems for constructing high-performance microprocessors with a high accuracy of data processing,” Zarub. Elektron. Tekh., No. 3, 3–66 (1986).Google Scholar
- 7.E. E. Swartzlander, Parallel Counters, IEEE Trans. Comput.,22, No. 11, 1021–1024 (1973).CrossRefGoogle Scholar
- 8.S. V. Sorokin and G. M. Morozov, “A device for counting the number of ones in a binary number,” USSR Inventor’s Certificate No. 798,830; Byull. Izobret., No. 3 (1981).Google Scholar
- 9.Ya. I. Fet, “Special-Purpose processors for solving nonnumerical problems,” in: V. E. Kotov and N. N. Mirenkov (eds.), Special-purpose Processors for High-Performance Data Processing [in Russian], Nauka, Novosibirsk (1988), pp. 119–156.Google Scholar
- 10.Ya. E. Romm, Vertical Organization of Bitwise-Parallel Computations by Computer, II [in Russian], TRTI, Taganrog, unpublished manuscript, VINITI 16.07.90, No. 3970-V90 (1990).Google Scholar
- 11.Ya. E. Romm, Vertical Organization of Bitwise-Parallel Computations by Computer, III [in Russian], TRTI, Taganrog, unpublished manuscript, VINITI 16.07.90, No. 3969-V90 (1990).Google Scholar
- 12.Ya. E. Romm, Vertical Organization of Bitwise-Parallel Computations by Computer, IV [in Russian], TRTI, Taganrog, unpublished manuscript, VINITI 16.07.90, No. 3968-V90 (1990).Google Scholar
- 13.Z. L. Rabinovich, Theoretical Basics of Computer Element Structures [in Russian], Radio i Svyaz’, Moscow (1982).Google Scholar
- 14.M. A. Kartsev and V. A. Brik, Computing Systems and Synchronous Arithmetics [in Russian], Radio i Svyaz’, Moscow (1981).Google Scholar
- 15.A.V. Tkachenko and D. V. Kharlamov, “Combinational adder for structural codes,” Russian patent 2,023,288; Byull. Izobret. (Nov. 15, 1994).Google Scholar
- 16.D. Rossmer and P. Capitant, “Very fast variable input multi-bit adder,” U.S. Patent 5,210,711 (May 11, 1993).Google Scholar
- 17.E. A. Titenko, “A parallel homogeneous adder,” Thes. Yubil. Konf., Kursk. Politekh. Inst., Kursk (1994).Google Scholar
- 18.Ya. E. Romm, Vertical Processing by Parallel Adders, II [in Russian], TGPI, Taganrog, unpublished manuscript, VINITI 12.03.93, No. 589-V93 (1993).Google Scholar
- 19.Ya. E. Romm, “Vertical processing of integer group-data streams. II. Application to binary arithmetic operations,” Kibern. Sist. Anal., No. 6, 146–162 (1998).Google Scholar
Copyright information
© Kluwer Academic/Plenum Publisher 1999