BIT Numerical Mathematics

, Volume 27, Issue 4, pp 480–500 | Cite as

Verification of a class of self-timed computational networks

  • Rami Melhem
Part I Computer Science


A mathematical model for systolic networks is generalized and applied to a class of VLSI cellular networks which is defined to include both systolic and self-timed networks. The general model is kept simple by assuming that a computation does not deadlock, that is by separating the verification of liveness from the the verification of the results. The main contribution of this paper concerns the study of deadlock in self-timed computational networks. More specifically, an algebra of events is developed and used to prove that the liveness of any self-timed network is determined uniquely by its initial state. Moreover, a method is presented for the verification of liveness in networks preset to given initial states.

CR Categories

B.6.1 B.6.3 C.1.2 


Data Driven Networks Systolic Networks Computational Arrays Abstract Model Formal Verification Deadlock Liveness Algebra of Events 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    S. Brookes, C. Hoare and A. Roscoe,A theory of communicating sequential processes, J. of ACM, vol. 31, 3, 1984.Google Scholar
  2. 2.
    P. Caspi and N. Halbwachs,Algebra of events: A model for parallel and real time systems. Proc. of the 1982 International Conf. on Parallel Preocessing, pp. 150–159.Google Scholar
  3. 3.
    K. Chandy and J. Misra,Deadlock absence proofs for networks of communicating processes, Information Processing Letters, vol. 9, 4, pp. 185–189, 1979.CrossRefGoogle Scholar
  4. 4.
    M. Chen,Space-time algorithms: semantics and methodology, Ph.D. Thesis, California Institute of Technology, (1983).Google Scholar
  5. 5.
    M. Chen and C. Mead,Formal Specification of Concurrent Systems, USC workshop on VLSI and Modern Signal Processing, (Nov. 1982).Google Scholar
  6. 6.
    N. Francez,Fairness, Springer Verlag, 1986.Google Scholar
  7. 7.
    G. Kahn,The semantics of a simple language for parallel programming, IFIP 74, pp. 471–475.Google Scholar
  8. 8.
    H. T. Kung,Why systolic architecture, Computer, vol. 15, pp. 37–46, 1982.Google Scholar
  9. 9.
    S. Y. Kung, K. Arun, R. Gal-Ezer and B. Rao,Wavefront array processor: language, architecture and applications, IEEE Trans. on Computers, vol. 31, 11, pp. 1054–1066, 1982.Google Scholar
  10. 10.
    L. Lamport,Time, clocks and ordering of events in a distributed system, CACM, vol. 21, 7, pp. 558–565, 1978.Google Scholar
  11. 11.
    M. McFarland and C. Parker,An abstract model of behavior for hardware descriptions, IEEE Trans. on Computers, vol. 32, 7, pp. 621–637, 1983.Google Scholar
  12. 12.
    R. Melhem,The application of a sequence notation to the design of systolic computations, Technical Report ICMA-85-87, The University of Pittsburgh.Google Scholar
  13. 13.
    R. G. Melhem and W. C. Rheinboldt,A mathematical model for the verification of systolic networks, SIAM J. on Computing, vol. 13, no. 3, pp. 541–565, Aug. 1984.CrossRefGoogle Scholar
  14. 14.
    R. G. Melhem,Formal analysis of a systolic system for finite element stiffness matrices, Journal of Computer and System Sciences, vol. 31-1, pp. 1–27, 1985.CrossRefGoogle Scholar
  15. 15.
    R. G. Melhem,A language for the simulation of systolic architectures, Proc. of the 12th International Symposium on Computer Architecture - Boston - Massachusetts, June 1985.Google Scholar
  16. 16.
    B. Mishra and E. Clarke,Automatic and hierarchical verification of asynchronous circuits using temporal logic, Tech. Report CMU-CS-83, Dept. of Computer Science, Carnegie-Mellon University, 1983.Google Scholar
  17. 17.
    C. Seitz,System timing, inIntroduction to VLSI Systems, ed. C. Mead and L. Conway, pp. 218–262, 1980.Google Scholar
  18. 18.
    W. Wadge,An extensional treatment of dataflow deadlock, Theoretical Computer Science, vol. 13, pp. 3–15, 1981.CrossRefGoogle Scholar
  19. 19.
    U. Weiser and A. Davis,A wavefront notation tool for VLSI array design, inVLSI Systems and Computations, ed. H. T. Kung, B. Sproull and G. Steele, pp. 226–234, 1981.Google Scholar

Copyright information

© BIT Foundations 1987

Authors and Affiliations

  • Rami Melhem
    • 1
  1. 1.Department of Computer ScienceThe University of PittsburghPittsburghUSA

Personalised recommendations