Advertisement

Direct extraction of MOS transistor model parameters

  • Peter R. Karlsson
  • Kjell O. Jeppson
Article

Abstract

The direct extraction method of MOS transistor parameters is summarized and results from its application to the first Norchip 1µm CMOS process run are presented. Two different transistor models (SPICE level 3 and BSIM) have been used, and both models are found to be useful at least down to 1µm devices: typical average relative errors between measured and calculated currents are in the 2-9% range. Two methods of calculating the difference between drawn and effective geometries have been compared. The influence of the source/drain series resistance is also discussed.

Keywords

Relative Error Extraction Method Series Resistance Calculated Current Direct Extraction 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    M.F. Hamer, “First-order parameter extraction on enhancement silicon MOS transistors,”IEE Proc., Vol. 133, Pt. I, No. 2, pp. 49–54, 1986.Google Scholar
  2. 2.
    H.P. Tuinhout, S. Swaving, and J.J.M. Joosten, “A fully analytical MOSFET model parameter extraction approach,” in1988 IEEE Proc. Microelectronic Test Structures, Vol. 1, Long Beach, CA, pp. 79-84, 1988.Google Scholar
  3. 3.
    P.R. Karlsson and K.O. Jeppson, “An efficient parameter extraction algorithm for MOS transistor models,”IEEE Trans. Electron Dev., Vol. ED-39, pp. 2070–2076, 1992.Google Scholar
  4. 4.
    P. Yang and P.K. Chatterjee, “An optimal parameter extraction program for MOSFET models,”IEEE Trans. Electron Dev., Vol. ED-30, pp. 1214–1219, 1983.Google Scholar
  5. 5.
    K. Doganis and D.L. Scharfetter, “General optimization and extraction of IC device model parameters,”IEEE Trans. Electron Dev., Vol. ED-30, pp. 1219–1228, 1983.Google Scholar
  6. 6.
    A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” Electron. Res. Lab., Univ. of Calif., Berkeley, Memo No. UCB/ERL M80/7, 1980.Google Scholar
  7. 7.
    B.J. Sheu, D.L. Scharfetter, P-K. Ko, and M-C. Jeng, “BSIM: Berkeley short-channel IGFET model for MOS transistors,”IEEE J. Solid-State Circuits, Vol. SC-22, pp. 558–566, 1987.Google Scholar
  8. 8.
    P.R. Karlsson and K.O. Jeppson, “A direct method to extract effective geometries and series resistance of MOS transistors,” in1994 IEEE Proc. Int. Conf. Microelectronic Test Structures, San Diego, CA, to appear.Google Scholar
  9. 9.
    H. P. Tuinhout, “MOSFET effective dimensions determination for VLSI process evaluation,” in1989 IEEE Proc. Int. Conf. Microelectronic Test Structures, vol. 2, Edinburgh, Scotland, pp. 61-64, 1989.Google Scholar
  10. 10.
    P.R. Karlsson and K.O. Jeppson, “Extraction of series-resistance-independent MOS transistor model parameters,”IEEE Electron Dev. Lett., Vol. 13, pp. 581–583, 1992.Google Scholar
  11. 11.
    P.I. Suciu and R.L. Johnston, “Experimental derivation of the source and drain resistance of MOS transistors,”IEEE Trans. Electron Dev., Vol. ED-27, No. 9, pp. 1846–1848, 1980.Google Scholar
  12. 12.
    T.K. Simacek, “Improving calculation of channel length modulation in the SPICE Level 3 model,”Circuits Dev. Mag., pp. 7-8, May 1992.Google Scholar
  13. 13.
    Y. Tsividis and G. Masetti, “Problems in precision modeling of the MOS transistor for analog applications,”IEEE Trans. Computer-Aided Design, Vol. CAD-3, pp. 72–79, 1984.Google Scholar
  14. 14.
    M.C. Hsu and B.J. Sheu, “Inverse-geometry dependence of MOS transistor electrical parameters,”IEEE Trans. Computer-Aided Design, Vol. CAD-6, pp. 582–585, 1987.Google Scholar
  15. 15.
    Y. Tsividis and K. Suyama, “MOSFET modeling for analog circuit CAD: problems and prospects,” inProc. 1993 IEEE Custom Integrated Circuits Conf., San Diego, CA, 1993, pp. 14.1.1-14.1.6. Full paper to be published inIEEE J. Solid-State Circuits. Google Scholar
  16. 16.
    J.A. Power and W.A. Lane, “An enhanced SPICE MOSFET model suitable for analog applications,”IEEE Trans. Computer-Aided Design, Vol. CAD-11, pp. 1418–1425, 1992.Google Scholar
  17. 17.
    J.A. Power and W.A. Lane, “An enhanced SPICE MOSFET model for analog applications including parameter extraction schemes,” in1990 IEEE Proc. Int. Conf. Microelectronic Test Structures, Vol. 3, San Diego, CA, pp. 129-134, 1990.Google Scholar

Copyright information

© Kluwer Academic Publishers 1994

Authors and Affiliations

  • Peter R. Karlsson
    • 1
  • Kjell O. Jeppson
    • 1
  1. 1.Department of Solid State ElectronicsChalmers University of TechnologyGöteborgSweden

Personalised recommendations