Analog Integrated Circuits and Signal Processing

, Volume 8, Issue 3, pp 247–257

An analogue vector matching architecture

  • S. Collins
  • D. R. Brown
  • G. F. Marshall
Article

Abstract

A two transistor analogue circuit is described which exploits the native device characteristics of a MOSFET to calculate the square of the Euclidean distance between two points. Simulations suggest that this circuit can be employed as the basis of a low-power vector matching architecture which could be used for vector quantisation or nearest neighbour classification.

Keywords

floating-gate nearest-neighbour vector quantisation pattern recognition 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    R. O. Duda and P. E. Hart, 1973.Pattern Classification and Scene Analysis. Wiley: New York.Google Scholar
  2. 2.
    A. Gersho and R. M. Gray, 1992.Vector Quantization and Signal Compression. Kluwer Academic Publishers: Boston.Google Scholar
  3. 3.
    D. S. Broomhead and D. Lowe, 1988. “Multivariable functional interpolation and adaptive networks.”Complex Systems 2, pp. 321–355.Google Scholar
  4. 4.
    S. Collins, G. F. Marshall, and D. R. Brown, 1994. “An analogue Radial Basis Function circuit using a compact Euclidean Distance calculator.” InProc. IEEE International Symposium on Circuits and Systems, vol. 6, pp. 233–236.CrossRefGoogle Scholar
  5. 5.
    A. Thomsen and M. A. Brooke, 1991. “A floating-gate MOSFET with tunneling injector fabricated using a standard doublepolysilicon CMOS process.”IEEE Electron Device Letters 12(3), pp. 111–113.CrossRefGoogle Scholar
  6. 6.
    J. Mann, 1991. Implementing early visual processing in analog VLSI: Light adaptation. InProc. SPIE Vol 1473, pp. 128–136.Google Scholar
  7. 7.
    S. M. Sze, 1981.Physics of Semiconductor Devices. John Wiley and Sons, 2nd edition.Google Scholar
  8. 8.
    D. R. Brown, S. Collins, and G. F. Marshall, 1993.Analogue floating-gate devices: Some experimental results. DRA Memorandum 4802.Google Scholar
  9. 9.
    S. Churcher, A. F. Murray, and H. M. Reekie, 1993. “Programable analogue VLSI for Radial Basis Function networks.”Electronics Letters 29(18), pp. 1603–1605.Google Scholar
  10. 10.
    O. Landolt, E. Vittoz, and P. Heim, 1992. “CMOS selfbiasd Euclidean distance computing system with high dynamic range.”Electronics Letters 28(4).Google Scholar
  11. 11.
    K. Bult and H. Wallinga, 1987. “A class of analog CMOS circuits based on the square-law characteristic on a MOS transistor in saturation.”IEEE Journal of Solid-state Circuits SC-22(3).Google Scholar
  12. 12.
    B. J. Sheu, D. L. Scharfetter, P. K. Ko, and M. C. Jeng, 1987, “BSIM: Berkeley short-channel IGFET model for MOS transistors.”IEEE Journal of Solid-state Circuits SC-22(4).Google Scholar
  13. 13.
    M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, 1989. “Matching properties of MOS transistors.”IEEE Journal of Solid-State Circuits 24(5).Google Scholar
  14. 14.
    Douglas A Kerns, John E. Tanner, Massimo A. Sivilotti, and Jin Luo, 1991. “CMOS UV-writable non-volatile analog storage.” InAdvanced Research in VLSI: Proc Santa Cruz Conf. Google Scholar
  15. 15.
    Janeen D. Anderson and C. A. Mead, 1990. MOS device for long-term learning. United States Patent 4,953,928, Sept 4 1990.Google Scholar
  16. 16.
    J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, 1989. “Winner-take-all networks of O(N) complexity.” In D. S. Touretzky (Ed.),Advances in Neural Information Processing Systems I, pp. 703–711. Morgan-Kaufmann.Google Scholar
  17. 17.
    A. G. Andreou, K. A. Boahen, P. O. Pouliquen, A. Pavasović, R. E. Jenkins, and K. Strohbehn, 1991. “Current-mode subthreshold MOS circuits for analog VLSI neural systems.”IEEE Transactions on Neural Networks 2(2).Google Scholar
  18. 18.
    J. A. Starzyk and X. Fang, 1993. “CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback.”Electronics Letters 29(10).Google Scholar
  19. 19.
    Intel/Nestor Ni1000 chip. Intel Publicity Brochure, 1993.Google Scholar
  20. 20.
    Gert Cauwenberghs and Volnei Pedroni, 1995. “A chargebased CMOS parallel analog vector quantizer.” InAdvances in Neural Information Processing Systems 7. Morgan Kaufmann.Google Scholar

Copyright information

© Kluwer Academic Publishers, Boston. Manufactured in The Netherlands 1995

Authors and Affiliations

  • S. Collins
    • 1
  • D. R. Brown
    • 1
  • G. F. Marshall
    • 1
  1. 1.DRA MalvernWorcsUK

Personalised recommendations