New algorithms for reconfiguring VLSI/WSI arrays
- 32 Downloads
In this paper we present new algorithms for reconfiguring arrays of identical Processing Elements (PEs) in the presence of faults. In particular, we consider a well-studied reconfiguration model which consists of a rectangular array of PEs with spare columns of PEs on one side. In the presence of faulty PEs, reconfiguration is achieved by constructing alogical array using only the healthy non-spare and spare PEs. Note that one can always successfully reconfigure the array as long as the number of faulty PEs is no more than the number of spare PEs. The general objective, however, is to derive a logical array such that the geometric distances betweenlogical neighbors (i.e., PEs that are connected in the reconfigured array) are kept small. This criterion is motivated by the fact that shorter interconnects reduce the communication delays among the PEs, and also lead to less routing hardware. The problem of determining a reconfiguration that minimizes the length of the longest interconnect ishard and several researchers have presented sub-optimal algorithms that seem to have satisfactory performance. In this paper we develop anew efficient algorithm that can reconfigure any array with arbitrary patterns of faulty PEs. Furthermore we show that our algorithm performs better than most of the other algorithms developed for similar models.
KeywordsSpecial Column Logical Array Faulty Processor Logical Neighbor Reconfigured Array
Unable to display preview. Download preview PDF.
- 3.J.S.N. Jean, H.C. Fu, and S.Y. Kung, “Yield Enhancement for WSI Array Processors Using Two-And-Half-Track Switches,” inInternational Conference on Wafer Scale Integration, San Francisco, CA, pp. 243–250, 1990.Google Scholar
- 4.S.Y. Kung, S.N. Jean, and C.W. Chang, “Fault-Tolerant Array Processors Using Single-Track Switches,” inIEEE Transactions on Computers, vol. 38, pp. 501–514, 1989.Google Scholar
- 9.T. Varvarigou, V.P. Roychowdhury, and T. Kailath, “A Polynomial Time Algorithm for Reconfiguring Multiple Track Models,” to appear inIEEE Transactions on Computers.Google Scholar
- 10.Theodora A. Varvarigou, Vwani P. Roychowdhury, and Thomas Kailath, “Reconfiguring Arrays Using Multiple-Track Models,” submitted toIEEE Transactions on Computers, 1990.Google Scholar