Acta Informatica

, Volume 18, Issue 4, pp 431–448 | Cite as

A network for the detection of words in continuous speech

  • Jean-Pierre Banâtre
  • Patrice Frison
  • Patrice Quinton


A highly parallel algorithm for implementing word-spotting techniques is presented together with its realization on a systolic network of processors. Performances of this network are estimated and compared with results obtained on sequential architectures.


Information System Operating System Data Structure Communication Network Information Theory 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Kaplan, G.: Words into action: I, IEEE Spectrum, vol. 17, n∘6, June 1980, pp. 22–25Google Scholar
  2. 2.
    Mead, C., Conway, L.: Introduction to VLSI systems. Addison-Wesley, 1980Google Scholar
  3. 3.
    Bellman, R., Dreyfus, S.: Applied Dynamic Programming. New-Jersey: Princeton University Press, 1962Google Scholar
  4. 4.
    Buisson, L., Mercier, G., Gresser, J.Y., Querre, M., Vives, R.: Phonetic Decoding for Automatic Recognition of Words. Speech Communication Seminar, Stockholm, August 1974Google Scholar
  5. 5.
    Bahl, L.R., Jelinek, Decoding for Channels with Insertions, Deletions and Substitutions with Applications to Speech Recognition. IEEE Trans. Informat. Theory 21, 4, 404–411 (1976)Google Scholar
  6. 6.
    Sakoe, H., Chiba, S.: Dynamic Programming Algorithm Optimization for Spoken Word Recognition. IEEE Trans. ASSP, ASSP-26, 1, 43–49 (1978)Google Scholar
  7. 7.
    Mercier, G., Nouhen, A., Quinton, P., Siroux, J.: The Keal Speech Understanding System. In: Spoken Language Generation and Understanding, Simon, J.C. (ed.). Proc. NATO ASI, Bonas, 1980Google Scholar
  8. 8.
    Murveit, H., Lowy, M., Brodersen, R.W.: An architecture of an MOS-LSI speech recognition system using dynamic programming (Abstract). JASA, Suppl. 1, Vol. 69, Spring 1981Google Scholar
  9. 9.
    Ackland, B., Weste, N., Burr, D.J.: An integrated multiprocessor array for time warp pattern matching. 8th Annual Symposium on Computer Architecture, Sigarch Newsletter, Vol. 9, n∘ 3, May 1981, pp. 198–215Google Scholar
  10. 10.
    Yoder, M.A., Siegel, L.J.: Dynamic time warping Algorithms for SIMD machines and VLSI processor arrays. IEEE-ICASSP-82, Paris, Mai 1982, pp. 1274–1277Google Scholar
  11. 11.
    Banâtre, J.P., Frison, P., Quinton, P.: A systolic algorithm for connected word recognition. IEEE-ICASSP-82, Paris, Mai 1982, pp. 1243–1246Google Scholar
  12. 12.
    Kung, H.T.: Why Systolic Architectures?. Computer 15, 1, 37–46 (1982)Google Scholar

Copyright information

© Springer-Verlag 1983

Authors and Affiliations

  • Jean-Pierre Banâtre
    • 1
  • Patrice Frison
    • 1
  • Patrice Quinton
    • 1
  1. 1.IRISA, (INRIA and CNRS), Campus de BeaulieuRennes-CedexFrance

Personalised recommendations