Skip to main content
Log in

Dynamics, Design, and Application of a Silicon-on-Insulator Technology Based Neuron

  • Articles
  • Published:
MRS Advances Aims and scope Submit manuscript

Abstract

Spiking Neural Networks propose to mimic nature’s way of recognizing patterns and making decisions in a fuzzy manner. To develop such networks in hardware, a highly manufacturable technology is required. We have proposed a silicon-based leaky integrate and fire (LIF) neuron, on a sufficiently matured 32 nm CMOS silicon-on-insulator (SOI) technology. The floating body effect of the partially depleted (PD) SOI transistor is used to store “holes” generated by impact ionization in the floating body, which performs the “integrate” function. Recombination or equivalent hole loss mimics the “leak” functions. The “hole” storage reduces the source barrier to increase the transistor current. Upon reaching a threshold current level, an external circuit records a “firing” event and resets the SOI MOSFET by draining all the stored holes. In terms of application, the neuron is able to show classification problems with reasonable accuracy. We looked at the effect of scaling experimentally. Channel length scaling reduces voltage for impact ionization and enables sharper impact ionization producing significant designability of the neuron. A circuit equivalence is also demonstrated to understand the dynamics qualitatively. Three distinct regimes are observed during integration based on different hole leakage mechanism.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. G. Indiveri, E. Chicca, and R. Douglas, IEEE Trans. Neural Networks 17, 211–221 (2006).

    Article  Google Scholar 

  2. J. H. B. Wijekoon and P. Dudek, Neural Networks 21, 524–534 (2008).

    Article  Google Scholar 

  3. A. Joubert, B. Belhadj, O. Temam, and R. Heliot, Int. Jt. Conf. Neural Networks, 1–5 (2012).

  4. K. Moon, E. Cha, D. Lee, J. Jang, J. Park, and H. Hwang, Int. Symp. VLSI Technol. Syst. Appl., 9–10 (2016).

  5. T. Tuma, A. Pantazi, M. Le Gallo, A. Sebastian, and E. Eleftheriou, Nature Nanotechnology 11, 693–699 (2016).

    Article  CAS  Google Scholar 

  6. S. Lashkare, S. Chouhan, T. Chavan, A. Bhat, P. Kumbhare, and U. Ganguly, IEEE Electron Device Lett. 39, 484–487 (2018).

    Article  CAS  Google Scholar 

  7. S. Dutta, V. Kumar, A. Shukla, N. R. Mohapatra, and U. Ganguly, Sci. Rep. 7, 1–9 (2017).

    Article  Google Scholar 

  8. J. Shin, C. Koch, IEEE Trans. Neural Networks 10, 1232–1238 (1999).

    Article  CAS  Google Scholar 

  9. A. Gupta and L. Long, Int. Jt. Conf. Neural Networks, 1054–1060 (2009).

  10. A. Biswas, S. Prasad, S. Lashkare, and U. Ganguly, “A simple and efficient SNN and its performance & robustness evaluation method to enable hardware implementation,” arXiv:1612.02233 [cs.NE].

  11. S. Santurkar and B. Rajendran, Int. Jt. Conf. Neural Networks, 1–8 (2015)

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Dutta, S., Chavan, T., Shukla, S. et al. Dynamics, Design, and Application of a Silicon-on-Insulator Technology Based Neuron. MRS Advances 3, 3347–3357 (2018). https://doi.org/10.1557/adv.2018.490

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1557/adv.2018.490

Navigation