Abstract
The Design and implementation of fractional order digital differentiators and integrators is the main objective of this paper. Identify the novel reduced s to z transforms calculated using model order reduction techniques. Thus the transforms are discretized directly using Continued Fraction Expansion (CFE).The designed differentiators and integrators are implemented on Xilinx Spartan 3E field programmable gate arrays (FPGA) and are tested using the sinusoidal, square and triangular waveforms. The practical results agree with the theoretical ones.
Similar content being viewed by others
REFERENCES
K. B. Oldham, J. Spanier, The Fractional Calculus (Academic, New York, 1974).
S. Manabe, “The non-integer integral and its application to control systems,” J. IEE Japan, 80 (860), 589‒597 (1960).
M. A. Al-Alaoui, “Novel digital integrator and differentiator,” Electron. Lett. 29, 376‒378 (1993).
M. A. Al-Alaoui, “A Novel Approach to analog-to-digital transforms,” IEEE Trans. Circuits Syst. 54, 338‒351 (2007).
M. A. Al-Alaoui, “Class of digital integrators and differentiators,” IET Signal Process. 5, 251‒260 (2011).
B. T. Krishna, “Design of fractional order differintegrators using reduced order s to z transforms,” in Proc. IEEE 10th Int. Conf. on Industrial and Information Systems, Sri Lanka, Dec. 1‒20, 2015 (IEEE, New York, 2015), pp. 18‒20.
B. T. Krishna, “Studies on fractional order differentiators and integrators: A survey,” Elsevier Signal Process. 91, 386‒426 (2011).
G. S. Viweswaran, P. Varshney, and M. Gupta, “New approach to realize fractional power in z-domain at low frequency,” IEEE Trans. Circuits Syst.-II Express Briefs 58, 179‒183 (2011).
M. Gupta and R. Yadav, “New improved fractional order differentiator models based on optimized digital differentiators,” Sci. World J., ID 741395 (2014).
K. Rajasekhar and B. T. Krishna, “Design of fractional order differintegrators at various sampling intervbals,” J. Adv. Res. Dynam. & Control Syst. 9, 1379‒1392 (2017).
B. T. Krishna, “Novel digital differentiators based on interpolation,” in Proc. Int. Conf. on Electronics and Commun. Syst. (ICECS), Coimbatore 2014 (ICECS, 2014), pp. 1‒3.
C. X. Jiang, J. Carletta, and T. T. Hartley, “Implementation of fractional-order operators on field programmable gate arrays (FPGA),” Adv. Fractional Calculus (Springer), 333‒346 (2007).
M. V. N. V. Prasad, K. C. Ray, and A. S. Dhar, “FPGA implementation of discrete fractional Fourier transform,” in Proc. Int. Conf. on Signal Process. and Commun. (ICSPC), Gold Coast, Australia, Dec. 13‒15, 2010 (ICSPC, 2010), pp. 1–5.
C. X. Jiang, J. E. Carletta, T. T. Hartley, R. J. Veillette, “A systematic approach for implementing fractional-order operators and systems,” IEEE J. on Emerging and Selected Topics in Circuits and Systems 3, 301‒312 (2013).
K. P. S. Rana et al., “Implementation of fractional order integrator/differentiator on field programmable gate array,” Alexandria Engineering J. 55 (2), 1765‒1773 (2016).
M. F. Tolba, et al., “FPGA realization of Caputo and Grunwald-Letnikov operators”, in Proc. 6th Int. Conf. on Modern Circuits and Systems Technolog. (MOCAST), 2017 (MOCAST, 2017), pp. 1‒4.
D. Silage, Embedded Design Using Programmable Gate Arrays (Bookstand, Philadelphia, 2008).
S. K. Mitra, Digital Signal Processing: a Computer-Based Approach (McGraw-Hill, New York, 2006), Vol. 2.
J. Proakis and D. Manolakis, Digital Signal Processing, Principles, Algorithms and Applications (PHI Publications, 1999).
A. N. Khovanskii, The Application of Continued Fraction and Their Generalizations to Problems in Approximation Theory (Noordhoff, 1963; Mir, Moscow, 1973).
ACKNOWLEDGMENTS
Authors wish to acknowledge the university authorities, Jawaharlal Nehru Technological University Kakinada (JNTUK), Kakinada, Andhra Pradesh, India, for providing facilities to carry out this research.
Author information
Authors and Affiliations
Corresponding authors
Additional information
The article is published in the original.
Rights and permissions
About this article
Cite this article
Rajasekhar, K., Krishna, B.T. Design and Implementation of Fractional Order Differintegrators Using Reduced s to z Transforms. J. Commun. Technol. Electron. 63, 1406–1417 (2018). https://doi.org/10.1134/S1064226918120185
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S1064226918120185