Skip to main content
SpringerLink
Log in

Constructing a Sequence Detecting Robustly Testable Path Delay Faults in Sequential Circuits

  • Published:
Automation and Remote Control Aims and scope Submit manuscript

Abstract

We propose a method for constructing a sequence of Boolean vectors of input variables that delivers test pairs \((v_1,v_2) \) of neighboring vectors in the space of input and internal variables for robustly testable path delay faults (robust Path Delay Faults (PDFs)) in sequential logic circuits. The purpose of this work is to clarify the possibility of constructing a test sequence for a given subset of paths without using scanning technologies, i.e., without additional hardware costs within the constraint of the sequence length for a single path. The experiments carried out show that test sequences can be constructed not for all paths (sometimes for none) for which test pairs exist in the combination component of the sequential circuit.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1.
Fig. 2.
Fig. 3.
Fig. 4.
Fig. 5.

Similar content being viewed by others

REFERENCES

  1. Matrosova, A., Ostanin, S., and Chernyshov, S., Masking robust testable PDFs, Proc. 2019 IEEE East-West Des. & Test Symp. (EWDTS) (Batumi, September 13–16, 2019), Kharkov: IEEE, 2019, pp. 420–423.

  2. Matrosova, A.Yu., Andreeva, V.V., Tychinskiy, V.Z., and Goshin, G.G., Applying ROBDDs for delay testing of logical circuits, Russ. Phys. J., 2019, vol. 62, no. 5, pp. 615–621.

    Article  Google Scholar 

  3. Lindgren, P., Kerttu, M., Thornton, M., and Drechsler, R., Low power optimization technique for BDD mapped circuits, Proc. 2001 Asia South Pac. Des. Autom. Conf. (ASP-DAC ’01). Assoc. Comput. Mach. (New York), pp. 615–621.

  4. Shelar, R.S. and Sapatnekar, S.S., An efficient algorithm for low power pass transistor logic synthesis, Proc. ASP-DAC/VLSI Design 2002. 7th Asia South Pac. Des. Autom. Conf. and 15h Int. Conf. VLSI Des. (Bangalore, India, 2002), pp. 87–92.

  5. Gekas, G., Nikolos, D., Kalligeros, E., and Kavousianos, X., Power aware test-data compression for scan-based testing, ICECS 2005. 12th IEEE Int. Conf. Electron. Circuits Syst. (Gammarth, Tunisia, 2005), pp. 1–4.

  6. Tudu, J.T., Larsson, E., Singh, V., and Agrawal, V.D., On minimization of peak power for scan circuit during test, Test Symp. 2009 14th IEEE Eur. (2009), pp. 25–30.

  7. Kotasek, Z., Skarvada, J., and Strnadel, J., Reduction of power dissipation through parallel optimization of test vector and scan register sequences, IEEE Int. Symp. Des. Diagn. Electron. Circuits Syst. (2010), pp. 364–369.

  8. Eichelberger, E.B. and Williams, T.W., A logic design structure for LSI, Proc. 14th Des. Autom. Conf. (1977), pp. 462–468.

  9. Agrawal, V.D., Cheng, K.T., and Johnson, D.D., Designing circuits with partial scan, IEEE Des. Test Comput. (1988), pp. 8–15.

  10. Matrosova, A.Yu. and Lipskii, V.B., Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits, Autom. Remote Control, 2015, no. 4, pp. 135–148.

  11. Sapozhnikov, V.V., Sapozhnikov, Vl.V., and Lykov, A.A., Analysis theorems for time-delay fault detection, Elektron. Model., 2004, vol. 26б, no. 3, pp. 83–93.

    Google Scholar 

  12. Matrosova, A.Yu., Andreeva, V.V., and Nikolaeva, E.A., Finding test pairs for PDFs in logic circuits based on using operations on ROBDDs, Russ. Phys. J., 2018, vol. 61, no. 5, pp. 994–999.

    Article  Google Scholar 

  13. Efanov, D., Sapozhnikov, V., Sapozhnikov, Vl., and Nikitin, D., Sum code formation with minimum total number of undetectable errors in data vectors, Proc. 13th IEEE East-West Des. & Test Symp. (EWDTS‘2015) (Batumi, Georgia, September 26–29, 2015), pp. 141–148.

  14. Efanov, D.V., Sapozhnikov, V., and Sapozhnikov, Vl., Two-modulus codes with summation of one-data bits for technical diagnostics of discrete systems, Autom. Control Comput. Sci., 2018, vol. 52, no. 1, pp. 5–21.

    Google Scholar 

  15. Matrosova, A., Andreeva, V., and Melnikov, A., ROBDDs application for finding the shortest transfer sequence of sequential circuit or only revealing existence of this sequence without deriving the sequence itself, Proc. IEEE East-West Des. & Test Symp. (EWDTS’2016), Yerevan: IEEE Comput. Soc., 2016, pp. 513–516.

Download references

Author information

Authors and Affiliations

  1. Tomsk State University, Tomsk, 634050, Russia

    A. Yu. Matrosova, S. V. Chernyshov, O. Kh. Kim & E. A. Nikolaeva

Authors
  1. A. Yu. Matrosova
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. V. Chernyshov
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. O. Kh. Kim
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. E. A. Nikolaeva
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to A. Yu. Matrosova, S. V. Chernyshov, O. Kh. Kim or E. A. Nikolaeva.

Additional information

Translated by V. Potapchouck

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Matrosova, A.Y., Chernyshov, S.V., Kim, O.K. et al. Constructing a Sequence Detecting Robustly Testable Path Delay Faults in Sequential Circuits. Autom Remote Control 82, 1949–1965 (2021). https://doi.org/10.1134/S0005117921110102

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0005117921110102

Keywords

Search

Navigation