Skip to main content
Log in

CIC Decimation Filter Implementation on FPGA

  • ORIGINAL CONTRIBUTION
  • Published:
Journal of The Institution of Engineers (India): Series B Aims and scope Submit manuscript

Abstract

In a communication receiver, an efficient narrow-band filter plays a significant role that can decimate the incoming signals with proper filtering operation. The cascade integrator comb (CIC) works as a high-speed decimation filter for the anti-aliasing process. This paper focuses on a reconfigurable CIC decimator with pruning characteristics that reduce the hardware resources. Also, applying the partitioning method in the decimator factor can reduce the computation time significantly. The modified CIC decimators are simulated using Xilinx ISE 14.7 and then, synthesized the bit streams have been downloaded on Virtex-5 FPGA board to target the XC5VLX50T device. The performance has been analyzed concerning the number of stages and the decimation factors. The proposed three-stage CIC decimator saves the slice registers and power up to 39.84% and 16.17% respectively, as compared to similar types of architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5

Similar content being viewed by others

References

  1. A.V. Oppenheim, and R. W. Schafer, Discrete-Time Signal Processing. Third Edition, Prentice Hall, 2010.

  2. E.B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE Transactions on Acoustics, Speech, Signal Processing, Vol. ASSP-29, pp. 155–162, April 1981.

  3. W. Wolf, FPGA-Based System Design. Englewood Cliffs, NJ: Prentice- Hall, 2004.

  4. T. Donnelly, J. Choi, A.V. Kildishev, M. Swabey, M.C. Johnson, A comparative study for performance and power consumption of FPGA digital interpolation filters. Int. J. Adv. Comput. Sci. Appl. 8(7), 477–483 (2017)

    Google Scholar 

  5. R. Laajimi, R. Khemiri, A.J. Ali, M. Machhout, VLSI design of a high performance decimation filter used for digital filtering. Int. J. Adv. Comput. Sci. Appl. 7(1), 558–561 (2016)

    Google Scholar 

  6. R.B. Sachin, S.B. Ullas, A novel architecture for CIC decimation filter, Int. Conference on Advances in Electronics, Computers and Communication, IEEE Xplore Jan. 2015.

  7. N. Bhagyalakshmi, K.R. Rekha, K.R. Nataraj, Modified DA based FIR filter in multirate DSP systems on FPGA. Int. J. Recent Innov. Trends Comput. Commun. 4, 474–478 (2016)

    Google Scholar 

  8. V. Awasthi, and K. Raj, Application of hardware efficient CIC compensation filter in narrow band filtering. Int. Electr. Comput. Energ. Electron. Commun. Eng. 8(9), 1468–1474 (2014)

    Google Scholar 

  9. P.D. Saravanan, Design and implementation of efficient CIC filter structure for decimation. Int. J. Comput. Appl. 65(14), 1–7 (2013)

    Google Scholar 

  10. M.G. Pecotic, G. Molnar, and M. Vucic, Design of CIC compensators with SPT coefficients based on interval analysis. Proc. of the 35th Int. Convention MIPRO, Croatia, 21–25 May 2012, pp. 123–128

  11. R. Mehra, and R. Arora, FPGA-based design of high-speed CIC decimator for wireless applications. (IJACSA) Int. J. Adv. Comput. Sci. Appl. 2(5), 59–62 (2011)

    Google Scholar 

  12. G.J. Dolecek, S.K. Mitra, A new two-stage sharpened comb decimator. IEEE Trans. Circuits Syst. 52, 1414–1420 (2005)

    Article  MATH  Google Scholar 

  13. V. Jayaprakasan, S. Vijayakumar, P.V. Naishadhkumar, Design of CIC based decimation filter structure using FPGA for WiMAX applications. IEICE Electron. Express 16(7), 1–6 (2019). https://doi.org/10.1587/elex.16.20190074

    Article  Google Scholar 

  14. M. Han, Y. Kim, Efficient implementation of multichannel FM and T-DMB repeater in FPGA with automatic gain controller. Electronics 8, 482 (2019). https://doi.org/10.3390/electronics8050482

    Article  Google Scholar 

  15. R. Yates, Fixed-Point Arithmetic: An introduction. August 23, (2007). https://courses.cs.washington.edu/courses/cse467/08au/labs/l5/fp.pdf

  16. Xilinx, Virtex-5, http://www.xilinx.com/, 2014a.

Download references

Acknowledgements

The authors are expressed their sincere gratitude to Maulana Abul Kalam Azad University of Technology, West Bengal for providing the valuable Xilinx tools and FPGA board.

Funding

There has been no significant financial support for this work.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Debarshi Datta.

Ethics declarations

Competing interests

The authors declare that they have no competing interests associated with this work.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Datta, D., Dutta, H.S. CIC Decimation Filter Implementation on FPGA. J. Inst. Eng. India Ser. B 104, 85–90 (2023). https://doi.org/10.1007/s40031-022-00840-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40031-022-00840-5

Keywords

Navigation