Abstract
The growing demand for high-quality video requires complex coding techniques that cost resource consumption and increase encoding time which represents a challenge for real-time processing on Embedded Systems. Kvazaar and x265 encoders are two efficient implementations of the High-Efficient Video Coding (HEVC) standard. In this paper, the performance of All Intra Kvazaar and x265 encoders on the Nvidia Jetson platform was evaluated using two coding configurations; highspeed preset and high-quality preset. In our work, we used two scenarios, first, the two encoders were run on the CPU, and based on the average encoding time Kvazaar proved to be 65.44% and 69.4% faster than x265 with 1.88% and 0.6% BD-rate improvement over x265 at high-speed and high-quality preset, respectively. In the second scenario, the two encoders were run on the GPU of the Nvidia Jetson, and the results show the average encoding time under each preset is reduced by half of the CPU-based scenario. In addition, Kvazaar is 54.5% and 56.70% faster with 1.93% and 0.45% BD-rate improvement over x265 at high-speed and high-quality preset, respectively. Regarding the scalability, the two encoders on the CPU are linearly scaled up to four threads and speed remains constant afterward. On the GPU, the two encoders are scaled linearly with the number of threads. The obtained results confirmed that, Kvazaar is more efficient and that it can be used on Embedded Systems for real-time video applications due to its high speed and performance over the x265 HEVC encoder
Similar content being viewed by others
Data availability
The authors will provide the data upon request.
References
Wiegand, T., et al.: Special section on the joint call for proposals on high efficiency video coding (HEVC) standardization. IEEE Trans. Circuits Syst. Video Technol. 20(12), 1661–1666 (2010). https://doi.org/10.1109/TCSVT.2010.2095692
Orsolic, I., Skorin-Kapov, L.: A framework for in-network QoE monitoring of encrypted video streaming. IEEE Access 8, 74691–74706 (2020). https://doi.org/10.1109/ACCESS.2020.2988735
Sullivan, G.J., Ohm, J.-R., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1649–1668 (2012). https://doi.org/10.1109/TCSVT.2012.2221191
Bross, B., et al.: Overview of the versatile video coding (VVC) standard and its applications. IEEE Trans. Circuits Syst. Video Technol. 31(10), 3736–3764 (2021). https://doi.org/10.1109/TCSVT.2021.3101953
Sullivan, G.: Versatile Video Coding (VVC) Arrives. In: 2020 IEEE International Conference on Visual Communications and Image Processing (VCIP), IEEE, pp. 1–1 (2020). https://doi.org/10.1109/VCIP49819.2020.9301847
Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A.: Overview of the H.264/AVC video coding standard. IEEE Trans. Circuits Syst. Video Technol. 13(7), 560–576 (2003). https://doi.org/10.1109/TCSVT.2003.815165
Ohm, J.-R., Sullivan, G.J., Schwarz, H., Tan, T.K., Wiegand, T.: Comparison of the coding efficiency of video coding standards—including high efficiency video coding (HEVC). IEEE Trans. Circuits Syst. Video Technol. 22(12), 1669–1684 (2012). https://doi.org/10.1109/TCSVT.2012.2221192
Omori, Y., Nakamura, K., Onishi, T., Kobayashi, D., Osawa, T., Iwasaki, H.: 4K 120fps HEVC encoder with multi-chip configuration. IEICE Trans. Commun. E104.B(7), 2020CQP004 (2021). https://doi.org/10.1587/transcom.2020CQP0004
Tan, T.K., et al.: Video quality evaluation methodology and verification testing of HEVC compression performance. IEEE Trans. Circuits Syst. Video Technol. 26(1), 76–90 (2016). https://doi.org/10.1109/TCSVT.2015.2477916
Luo, F., Wang, S., Wang, S., Zhang, X., Ma, S., Gao, W.: GPU-based hierarchical motion estimation for high efficiency video coding. IEEE Trans. Multimed. 21(4), 851–862 (2019). https://doi.org/10.1109/TMM.2018.2867260
Yousfi, R., Ben Omor, M., Damak, T., Ben Ayed, M.A., Masmoudi, N.: JEM-post HEVC vs. HM-H265/HEVC performance and subjective quality comparison based on QVA metric. In: 2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP). IEEE https://doi.org/10.1109/ATSIP.2018.8364455
Kvazaar: https://github.com/ultravideo/kvazaar (Accessed Jan. 10, 2024).
Viitanen, M., Koivula, A., Lemmetti, A., Vanne, J., Hämäläinen, T.D.: “Kvazaar HEVC Encoder for Efficient Intra Coding. In: 2015 IEEE international symposium on circuits and systems (ISCAS). IEEE, pp. 1662–1665. https://doi.org/10.1109/ISCAS.2015.7168970
Silveira, D., Porto, M., Bampi, S.: Performance and energy consumption analysis of the ×265 video encoder. In: 2017 25th European Signal Processing Conference (EUSIPCO). IEEE (2017). https://doi.org/10.23919/EUSIPCO.2017.8081463
Liu, H.: Revisiting pre-analysis information based rate control in ×265 (2021) [Online]. Available: arXiv:2109.12294
Vivek, D.I., More, V.N.: Study of ×265 and genetic motion search algorithm. In: 2016 International Conference on Computing Communication Control and automation (ICCUBEA), IEEE, pp. 1–5 (2016). https://doi.org/10.1109/ICCUBEA.2016.7860094. https://ieeexplore.ieee.org/document/7860094
Lainema, J., Bossen, F., Han, W.J., Min, J., Ugur, K.: Intra coding of the HEVC standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1792–1801 (2012). https://doi.org/10.1109/TCSVT.2012.2221525
Rao, K.R., Hwang, J.J.: High efficiency video coding and other emerging standards. River Publishers (2022). https://doi.org/10.1201/9781003338406.
Fernandes, R., Sanchez, G., Cataldo, R., Agostini, L., Marcon, C.: Using curved angular intra-frame prediction to improve video coding efficiency. J Vis Commun Image Represent 80, 103291 (2021). https://doi.org/10.1016/j.jvcir.2021.103291
Van Wallendael, A.G., et al.: Improved intra modes sigaling for HEVC. IEEE Int. Conf. Multimed. E×po 7, 1–6 (2011)
Lakshmi, P.A.: Efficient architectures for planar and DC modes of Intra prediction in HEVC. In: 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), IEEE. pp. 148–153 (2020). https://doi.org/10.1109/SPIN48934.2020.9071303
Koivula, A., Viitanen, M., Vanne, J., Hamalainen, T.D., Fasnacht, L.: Parallelization of Kvazaar HEVC intra encoder for multi-core processors. In: 2015 IEEE Workshop on Signal Processing Systems (SiPS), IEEE pp. 1–6 (2015). https://doi.org/10.1109/SiPS.2015.7345015
Maazouz, M., Bahri, N., Batel, N., Toubal, A., Masmoudi, N.: Parallel implementation of Kvazaar HEVC on multicore ARM processor. In: 2016 8th International Conference on Modelling, Identification and Control (ICMIC), IEEE pp. 1086–1091 (2016). https://doi.org/10.1109/ICMIC.2016.7804275
Ylä-outinen, A.: Coding efficiency and comple×ity optimization (November) (2017).
Yla-Outinen, A., Lemmetti, A., Viitanen, M., Vanne, J., Hamalainen, T. D.: Kvazaar: HEVC/H.265 4K30p intra encoder. In: 2017 IEEE International Symposium on Multimedia (ISM), IEEE pp. 362–363 (2017). https://doi.org/10.1109/ISM.2017.68
Mercat, A., Lemmetti, A., Viitanen, M., Vanne J.: Acceleration of kvazaar HEVC intra encoder With machine learning. In: 2019 IEEE International Conference on Image Processing (ICIP), IEEE, pp. 2676–2680 (2019). https://doi.org/10.1109/ICIP.2019.8803288
Sainio, J., Mercat, A., Vanne, J.: RDO candidate selection for ma×imizing coding efficiency in a rractical HEVC encoder. In: ICASSP 2023 - 2023 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), IEEE, pp. 1–5 (2023). https://doi.org/10.1109/ICASSP49357.2023.10096786
Lemmetti, A., Koivula, A., Viitanen, M., Vanne, J., Hämäläinen, T. D.: AV×2–Optimized Kvazaar Hevc Intra Encoder, pp. 0–4
Otterness, N., et al.: An evaluation of the NVIDIA T×1 for supporting real-time computer-vision workloads. In: 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE pp. 353–364 (2017). https://doi.org/10.1109/RTAS.2017.3
Abdelrahman, A.A., Fouad, M.M., Dahshan, H., Mousa, A.M.: High performance CUDA AES implementation: a quantitative performance analysis approach. In: 2017 Computing Conference, IEEE, pp. 1077–1085 (2017). https://doi.org/10.1109/SAI.2017.8252225
Han, Y., Oruklu, E.: Traffic sign recognition based on the NVIDIA Jetson T×1 embedded system using convolutional neural networks. In: 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS) IEEE pp. 184–187 (2017). https://doi.org/10.1109/MWSCAS.2017.8052891
During, H.S.: Configuration of FFmpeg for High Stability During Encoding (2014)
Sara, U., Akter, M., Uddin, M.S.: Image quality assessment through FSIM, SSIM, MSE and PSNR—A comparative study. J. Comput. Commun. 07(03), 8–18 (2019). https://doi.org/10.4236/jcc.2019.73002
Battista, S., Conti, M., Orcioni, S.: Methodology for modeling and comparing video codecs: HEVC, EVC, and VVC. Electron. 9(10), 1–10 (2020). https://doi.org/10.3390/electronics9101579
×265 documentation: (2014). https://x265.readthedocs.io/master/presets. Accessed September 10, 2023
BD-rate and PSNR software: https://ottverse.com/what-is-bd-rate-bd-psnr-calculation-interpretation/
Acknowledgments
The authors wish to express their sincerest appreciation to the Japanese and Egyptian governments for graciously supporting the TICAD-7 scholarship. This research is an essential component of this scholarship, and the provided financial support has been critical in the successful completion of this paper. We appreciate the opportunities offered by this scholarship, which have significantly helped the progress of our research efforts.
Author information
Authors and Affiliations
Contributions
The authors participated in the work presented in this paper. The experiments were carried out by James R. and Mohammed S. Sayed, Mohammed Abo-Zahhad, and Kuji Inoui analyzed the results. The paper was written by James R. and revised and corrected by Mohammed S. Sayed, Mohammed Abo-Zahhad, and Kuji Inoui. The final version of the manuscript was read and approved by all authors.
Corresponding author
Ethics declarations
Conflict of interest
The authors declare no competing interests.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
James, R., Abo-Zahhad, M., Inoue, K. et al. Performance evaluation of all intra Kvazaar and x265 HEVC encoders on embedded system Nvidia Jetson platform. J Real-Time Image Proc 21, 67 (2024). https://doi.org/10.1007/s11554-024-01429-5
Received:
Accepted:
Published:
DOI: https://doi.org/10.1007/s11554-024-01429-5