Skip to main content
SpringerLink
Log in

Enhanced Digital Synthesized Phase Locked Loop with High Frequency Compensation and Clock Generation

  • Original Paper
  • Published:
Sensing and Imaging Aims and scope Submit manuscript

Abstract

The proposed work concentrates on the integration of an 8-GHz voltage-controlled oscillator (VCO) and a frequency tripler for 24-GHz local oscillator generation. By stacking the VCO and the tripler with a current-reused topology, the power consumption of this integration can be saved. The proposed circuit with a total chip area of 0.7 mm ×0.8 mm is implemented in a 0.18 μm CMOS process. As the tuning voltage increases from 0 to 2 V, the measured frequency tuning range (FTR) of the VCO is from 7.06 to 8.33 GHz. The final resulting output frequency from the tripler ranges from 21.18 to 24.98 GHz (16.5% FTR). The core circuit totally consumes 5 mA from a 1.8-V supply voltage. The measured phase noises at the VCO and frequency tripler outputs are − 113.76 and − 105.1 dBc/Hz at 1-MHz offset frequency, respectively, when Vtune is 0 V. The best evaluated figure of merit with tuning is − 187.2 dBc/Hz (decibels relative to carrier). Closed form equations allow for a performance driven design for both PLL and estimator. By using a variable sample frequency controlled by the PLL, the Kalman filter is always operated around its center frequency, which is the rated grid frequency. The new topology is compared to other published single-phase PLL designs and its operation is verified by both simulations and experiments. This integration of a VCO and a frequency tripler exhibits a high potential for the use in low-power 24-GHz phase-locked loops. The PLL designed using dual mode logic technique exhibits excellent performance even under severely distorted utility grid voltage conditions. This robustness makes it very suitable for use in systems connected to grids having an important share of non-linear loads.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12

Similar content being viewed by others

References

  1. Li, C. Y., Lee, C. L., Hu, M. H., & Chou, H. P. (2014). A fast locking-in and low jitter PLL with a process-immune locking-in monitor. IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 22(10), 2216–2220.

    Article  Google Scholar 

  2. Gardner, F. M. (1980). Charge-pump phase-locked loops. IEEE Transaction on Communication, 28, 1849–1858.

    Article  Google Scholar 

  3. Xu, X., Liu, H., & Ao, S. (2011). Design of low phase noise and fast locking PLL frequency synthesizer. In International conference on electric information and control engineering (pp. 4113–4116).

  4. Kim, S. H., & Cho, S. B. (2007). Low phase noise and fast locking PLL frequency synthesizer for a 915 MHz ISM band. In International symposium of integrated circuits (pp 592–595).

  5. Krupar, J., Srowik, R., & Schreiter, J. (2001). Minimizing charge injection errors in high-precision, high-speed SC-circuits. IEEE ISCAS, 1, 727–730.

    Google Scholar 

  6. Priyanka, E. B., & Thangavel, S. (2018). Advanced enhancement model of bionics fish cilia MEMS vector hydrophone-systematic analysis review. MOJ Applied Bionics and Biomechanics, 2(2), 121–125.

    Google Scholar 

  7. Priyanka, E. B., & Thangavel, S. (2018). Optimization of large-scale solar hot water system using non-traditional optimization technique. Journal of Environmental Science and Allied Research, 02, 43–52.

    Google Scholar 

  8. Priyanka, E. B., & Thangavel, S. (2018). Fuzzy logic forge filter weave pattern recognition analysis on fabric texture. Journal of Electrical and Electronic Science, 5(3), 63–70.

    Google Scholar 

  9. Priyanka, E. B., Maheswari, C., & Thangavel, S. (2020). A smart-integrated IoT module for intelligent transportation in oil industry. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields. https://doi.org/10.1002/jnm.2731.

    Article  Google Scholar 

  10. Maheswari, C., Priyanka, E. B., Thangavel, S., & Parameswari, P. Development of unmanned guided vehicle for material handling automation for industry 4.0.

  11. Maheswari, C., Priyanka, E. B., Thangavel, S., Ram Vignesh, S. V., & Poongodi, C. (2020). Multiple regression analysis for the prediction of extraction efficiency in mining industry with industrial IoT. Production Engineering Research and Development. https://doi.org/10.1007/s11740-020-00970-z.

    Article  Google Scholar 

  12. Lai, Y. J., & Lin, T. H. (2005). A 10-GHz CMOS PLL with an agile VCO calibration. In Asian solid-state circuits conference (pp. 213–216).

  13. Amourah, M., Krishnegowda, S., & Whately, M. (2013). A novel OTA-basedfast lock PLL. In IEEE of custom integrated circuits conference (pp. 1–4).

  14. Jia, L., Ma, J. G., Cabuk, A., Yeo, K. S., & Do, M. A. (2003). A 52 GHz VCO with low phase noise implemented in SiGe BiCMOS technology. In The 3rd IEEE international workshop on system-on-chip for real-time applications (pp. 264–269).

  15. Lam, C., & Razavi, B. (2008). A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-μm CMOS technology. IEEE Journal of Solid-State Circuits, 43(9), 2099–2108.

    Article  Google Scholar 

  16. Kuo, H. C., & Cheng, B. Y. (2003). A dual-slop phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 50(11), 892–896.

    Article  Google Scholar 

  17. Shankar, R. K., Priyanka, E. B., & Saravanan, B. (2015). Performance analysis of gasoline direct injection in two-stroke spark-ignition engines. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 4, 4940–4947.

    Article  Google Scholar 

  18. Subramaniam, T., & Bhaskaran, P. (2019). Local intelligence for remote surveillance and control of flow in fluid transportation system. Advances in Modelling and Analysis, 74(1), 15–21. https://doi.org/10.18280/ama_c.740102.

    Article  Google Scholar 

  19. Lee, B., Jung, C. H., Park, S. C., & Kim, S. W. (2012). Fast-locking phase-error compensation technique in PLL. In IEEE 11th international conference on solid-state and integrated circuit technology (ICSICT) (pp. 1–3).

  20. Hsieh, F. J., & Kao, S. K. (2010). Fast locking PLL with all-digital locked-aid circuit. In IEEE international conference of electron devices and solid-state circuits (EDSSC) (pp. 15–17).

Download references

Author information

Authors and Affiliations

  1. Department of Mechatronics Engineering, Kongu Engineering College, Perundurai, 638060, India

    E. B. Priyanka, S. Thangavel & V. G. Pratheep

Authors
  1. E. B. Priyanka
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Thangavel
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. V. G. Pratheep
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to E. B. Priyanka.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Priyanka, E.B., Thangavel, S. & Pratheep, V.G. Enhanced Digital Synthesized Phase Locked Loop with High Frequency Compensation and Clock Generation. Sens Imaging 21, 43 (2020). https://doi.org/10.1007/s11220-020-00308-0

Download citation

  • Received:

  • Revised:

  • Published:

  • DOI: https://doi.org/10.1007/s11220-020-00308-0

Keywords

Search

Navigation