Skip to main content
SpringerLink
Log in

A Method of Error Correction in Arithmetic Logic Devices of Information-Measuring Systems Processors

  • MEASUREMENTS IN INFORMATION TECHNOLOGIES
  • Published:
Measurement Techniques Aims and scope

An error-correction method is proposed for computer arithmetic logic units, in which memory duplication is executed and an algebraic linear code with minimal information redundancy is used for control. Rules for the use of coded information have been formulated for error detection during execution of arithmetic and logical operations. A procedure is proposed for the formulation of the duplication channel of arithmetic logic units due to the use of equipment intended for coding of information and the functional redundancy of the arithmetic logic units of the processor. Mechanisms are revealed that make it possible to use the functional arithmetic logic units of the processor and the monitoring equipment for the execution of primary and duplicating functions. Hardware costs are calculated for the formation of the duplication channel, and a comparative estimation is conducted of the gain in probability of failure-free operation of the fail-safe computer when using the proposed method of error correction in comparison with the majority reservation method. It is shown that the developed method of error correction, by comparison with the majority method, makes it possible to improve the probability of failure-free operation of the computer, reduce by a third the overall hardware costs, and reduce by a factor of 2.5 the expenditures for creation of the arithmetic logic unit of the processor.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1.
Fig. 2.

Similar content being viewed by others

References

  1. K. B. Klaassen, Foundations of Measurements. Electronic Measurement and Instrumentation [Russian translation], Postmarket, Moscow (2000).

    Google Scholar 

  2. G. G. Rannev, Information-Measuring Equipment and Technologies, Vysshaya Shkola, Moscow (2001).

    Google Scholar 

  3. G. G. Rannev and A. P. Tarasenko, Methods and Measuring Instruments, Akademiya, Moscow (2004).

    Google Scholar 

  4. Yu. L. Mukha and I. Yu. Koroleva, Information-Measuring Systems, Volgograd GTU, Volgograd (2015).

    Google Scholar 

  5. E. V. Ostroverkhov, A Microprocessor with an Integrated Module for Automation of Measurements of Electrical Variables, http://storage.tusur.ru/riles/8849/EP, acc. 11.20.2018.

  6. AVLG.468711.001-2005, Merkury-Energouchyot Automated Information-Measuring Systems for the Monitoring and Accounting of Energy Resources. Specifications.

  7. A. Yu. Grebeshkov, Microprocessor Systems and Software in Communications Facilities, PGUTI, Samara (2009).

    Google Scholar 

  8. N. S. Shcherbakov, Reliability of Operation of Digital Devices, Mashinostroenie, Moscow (1989).

    Google Scholar 

  9. Hagbae Kim and Kang G. Shin. “Evaluation of fault tolerance latency from real-time application’s perspectives,” IEEE T. Comp., 49, No. 1, 55–64 (2000).

    Article  Google Scholar 

  10. K. Yu. Borisov, A. A. Pavlov, P. A. Pavlov, et al., “Rational coding of information for error detection in storage devices and information transfer of measuring equipment,” Izmer. Tekhn., No. 12, 22–25 (2011).

  11. R. Naseer and J. Draper, “Parallel double error correcting code design to mitigate multi-bit upsets in SRAMs,” Information Sciences Institute, University of Southern California, IEEE T. Dev. Mater., 6, 222–225 (2008).

  12. A. A. Pavlov, P. A. Pavlov, A. N. Tsar’kov, and O. V. Khoruzhenko, “Functional and code monitoring of errors in automated systems of measuring equipment,” Izmer. Tekhn., No. 9, 3–5 (2009).

  13. A. A. Pavlov, A. N. Tsar’kov, P. A. Pavlov, et al., “Error detection in information-measuring system storage devices,” Izmer. Tekhn., No. 10, 12–16 (2017).

  14. A. A. Pavlov, A. N. Tsar’kov, P. A. Pavlov, and D. A. Korsunskii, “Error detection in arithmetic logic units of specialized computers for information-measuring systems,” Izmer. Tekhn., No. 6, 35–40 (2018), DOI: https://doi.org/10.32446/0368-102512018-6-35-40.

Download references

Author information

Authors and Affiliations

  1. Peter the Great Military Academy of Strategic Missile Forces, Serpukhov, Russia

    A. A. Pavlov & V. Z. Volkov

  2. Institute of Engineering Physics, Serpukhov, Russia

    A. N. Tsar’kov, A. V. Dolgovyazov, D. A. Korsunskii & A. V. Gusev

Authors
  1. A. A. Pavlov
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A. N. Tsar’kov
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. V. Dolgovyazov
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. V. Z. Volkov
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. D. A. Korsunskii
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. A. V. Gusev
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to A. A. Pavlov.

Additional information

Translated from Izmeritel’naya Tekhnika, No. 4, pp. 30–37, April, 2019.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Pavlov, A.A., Tsar’kov, A.N., Dolgovyazov, A.V. et al. A Method of Error Correction in Arithmetic Logic Devices of Information-Measuring Systems Processors. Meas Tech 62, 332–341 (2019). https://doi.org/10.1007/s11018-019-01626-w

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11018-019-01626-w

Keywords

Search

Navigation