Abstract
Silicon (Si) chips were bonded to copper (Cu) substrates using 10 µm silver (Ag) layer as the bonding medium. Neither solder nor flux was used. The bonding was achieved by solid state bonding mechanism. The Ag layer was first plated onto Si chips coated with chromium and gold. The Si chips were then bonded to Cu substrates at 300 °C with a static pressure of 600–1000 psi (6.9 MPa) for 5 min in 0.1 torr vacuum. To assist deformation and flow of the Ag layer during bonding, array of cavities was fabricated in the Ag layer. Because of the cavities, the bonding pressure could be reduced to 600 psi (4.1 MPa). Despite significant coefficient of thermal expansion (CTE) mismatch between Si and Ag, no sample broke. Cross-section SEM images show that Ag layer on Si chips was well bonded to Cu substrates without voids. Shear test was performed on six samples. The breaking force of five samples passes MIL-STD-883H requirement. Fracture analyses reveal that only 6.2–7.5 % of the Ag layer surface was actually bonded to the Cu substrate. There is still room to improve to increase the breaking force.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M.G. Pecht, R. Agarwal, P. McCluskey, T. Dishongh, S. Javadpour, R. Mahajan, Zeroth-level packaging materials, in Electronic Packaging: Materials and Their Properties (CRC Press LLC, Washington, DC, 1999)
K.J. Puttlitz, K.A. Stalter, Handbook of Lead-Free Solder Technology for Microelectronic Assemblies (Marcel Dekker, Inc., New York, 2004), pp. 1–48
T. Wang, X. Chen, G.Q. Lu, G.Y. Lei, Low-temperature sintering with nano-silver paste in die-attached interconnection. J. Electron. Mater. 36(10), 1333–1340 (2007)
J.G. Bai, T.G. Lei, J.N. Calata, G.Q. Lu, Control of nanosilver sintering attained through organic binder burnout. J. Mater. Res. 22(12), 3494–3500 (2007)
C.C. Lee, L. Cheng, The quantum theory of solid-state atomic bonding, in IEEE Electronic Components and Technology Conference (ECTC), Orlando, FL, May 2014, pp. 1335–1341
C.C. Lee, D.T. Wang, W.S. Choi, Design and construction of a compact vacuum furnace for scientific research. Rev. Sci. Instrum. 77(12), 125104-1–125104-5 (2006)
J.P.M. Clech, J.A. Augis, Surface mount attachment reliability and figures of merit for design for reliability, in Solder Joint Reliability Theory and Applications, ed. by J.H. Lau (Van Nostrtand, New York, 1991), pp. 588–613
P.L. Hacke, A.F. Sprecher, H. Conrad, Thermomechanical fatigue of 63Sn–37Pb solder joints, in Thermal Stress and Strain in Microelectronics Packaging, ed. by J.H. Lau (Van Nostrtand, New York, 1993), pp. 467–499
Department of Defense Test Method Standard, Microcircuits, MIL-STD-883H Method 2019.8 [Online]. http://www.everyspec.com/MIL-STD/MIL-STD-0800–0899/MIL-STD-883H_21092/
Acknowledgments
The authors thank II-VI Foundation for the financial support and encouragement on this research.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Wu, YY., Chen, YL. & Lee, C.C. Solid state bonding of silicon chips to copper substrates using silver with cavities. J Mater Sci: Mater Electron 27, 3347–3354 (2016). https://doi.org/10.1007/s10854-015-4164-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10854-015-4164-z