Skip to main content
SpringerLink
Log in

Intrinsic Based Self-healing Adder Design Using Chromosome Reconstruction Algorithm

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Evolvable hardware-based fault-tolerant hardware design is an efficient approach to self-adaptability. It is an essential feature to mitigate errors on the fly. But there are two issues while designing an adder using the evolutionary hardware (EHW) approach: scalability issues in circuit representation and a low error recovery speed due to many evolutions. To avoid scalability issues, we designed an optimized virtual reconfiguration circuit (VRC) for adder. In this paper, we introduce the chromosome reconstruction algorithm for evolving the circuit to recover faults in an adder circuit at a faster speed. The proposed self-healing adder design is implemented on a single FPGA using an intrinsic approach. The complete hardware is designed on a Proasic A3PE3000 FPGA. Compared to existing work, the proposed work’s resource utilization is optimal.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

Data Availability

Data sharing does not apply to this article as no data sets were generated or analyzed during the current study.

References

  1. Almeida M, Pedrino EC (2018) Hybrid evolvable hardware for automatic generation of image filters. Integr Comput Aided Eng 25(3):289–303

    Article  Google Scholar 

  2. Cancare F, Bartolini DB, Carminati M, Sciuto D, Santambrogio MD (2012) On the evolution of hardware circuits via reconfigurable architectures. ACM Trans Reconfigurable Technol Syst (TRETS) 5(4):1–22

    Article  Google Scholar 

  3. Eiben AE, Smith JE et al (2003) Introduction to evolutionary computing 53

  4. Garnica O, Glette K, Torresen J (2018) Comparing three online evolvable hardware implementations of a classification system. Genet Program Evolvable Mach 19(1):211–234

    Article  Google Scholar 

  5. Haddow PC, Tyrrell AM (2011) Challenges of evolvable hardware: past, present and the path to a promising future. Genet Program Evolvable Mach 12(3):183–215

    Article  Google Scholar 

  6. Huang X, Wu N, Zhang X, Liu Y (2015) An evolutionary algorithm based on novel hybrid repair strategy for combinational logic circuits. IEICE Electron Exp pp. 12–20150765

  7. Jian G, Mengfei Y (2018) Evolutionary fault tolerance method based on virtual reconfigurable circuit with neural network architecture. IEEE Trans Evol Comput 22(6):949–960. https://doi.org/10.1109/TEVC.2017.2779874

    Article  Google Scholar 

  8. Jiang J, Yu X (2012) Fault-tolerant control systems: A comparative study between active and passive approaches. Annu Rev Control 36(1):60–72

    Article  Google Scholar 

  9. Lohn J, Larchev G, DeMara R (2003) A genetic representation for evolutionary fault recovery in Virtex FPGAs. In: International conference on evolvable systems. Springer, pp 47–56

  10. Mohamed AW, Hadi AA, Mohamed AK (2020) Gaining-sharing knowledge based algorithm for solving optimization problems: a novel nature-inspired algorithm. Int J Mach Learn Cybern 11(7):1501–1529

    Article  Google Scholar 

  11. Mora J, Salvador R, de la Torre E (2019) On the scalability of evolvable hardware architectures: comparison of systolic array and cartesian genetic programming. Genet Program Evolvable Mach 20(2):155–186

    Article  Google Scholar 

  12. Morgan KS, McMurtrey DL, Pratt BH, Wirthlin MJ (2007) A comparison of tmr with alternative fault-tolerant design techniques for FPGAs. IEEE Trans Nucl Sci 54(6):2065–2072

    Article  Google Scholar 

  13. Oreifej RS, Al-Haddad RN, Tan H, DeMara RF (2007) Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II pro devices. In: 2007 International Conference on Field Programmable Logic and Applications, pp 299–304. https://doi.org/10.1109/FPL.2007.4380663

  14. Salvador R (2016) Evolvable hardware in FPGAs: Embedded tutorial. In: 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), IEEE pp 1–6

  15. Salvador R, Otero A, Mora J, dela Torre E, Sekanina L, Riesgo T (2011) Fault tolerance analysis and self-healing strategy of autonomous, evolvable hardware systems. In: 2011 International Conference on Reconfigurable Computing and FPGAs, IEEE, pp 164–169

  16. Sayil S (2019) A survey of circuit-level soft error mitigation methodologies. Analog Integr Circ Sig Process 99(1):63–70

    Article  Google Scholar 

  17. Sekanina L (2003) Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: International Conference on Evolvable Systems, Springer, pp. 186–197

  18. Sekanina L, Friedl Š (2004) An evolvable combinational unit for FPGAs. Comput Inform 23(5–6):461–486

    MATH  Google Scholar 

  19. Sekanina L (2007) Evolutionary functional recovery in virtual reconfigurable circuits. ACM J Emerg Technol Comput Syst 3(2):8. https://doi.org/10.1145/1265949.1265954

  20. Shang Q, Chen L, Wang D, Tong R, Peng P (2019) Evolvable hardware design of digital circuits based on adaptive genetic algorithm. In: International Conference on Applications and Techniques in Cyber Security and Intelligence, Springer, pp 791–800

  21. Silva BA, Dias MA, Silva JL, Osorio FS (2010) Genetic algorithms and artificial neural networks to combinational circuit generation on reconfigurable hardware. International Conference on Reconfigurable Computing and FPGAs. https://doi.org/10.1109/reconfig.2010.25

  22. Silva GNP, Duarte RO (2018) Towards evolvable hardware and genetic algorithm operators to fail safe systems achievement. In: 2018 IEEE 19th Latin-American Test Symposium (LATS), pp 1–4. https://doi.org/10.1109/LATW.2018.8349669

  23. Trefzer MA, Tyrrell AM (2015) Devices and architectures for evolutionary hardware. In: Evolvable Hardware, Springer, pp. 27–87

  24. Vašíček Z, Žádník M, Sekanina L, Tobola J (2008) On evolutionary synthesis of linear transforms in FPGAa. In: International Conference on Evolvable Systems. Springer, pp 141–152

  25. Vipin K, Fahmy SA (2018) FPGA dynamic and partial reconfiguration: A survey of architectures, methods, and applications. ACM Computing Surveys (CSUR) 51(4):1–39

    Article  Google Scholar 

  26. VonNeumann J (2016) Probabilistic logics and the synthesis of reliable organisms from unreliable components. Automata studies 34

  27. Wang F, Agrawal VD (2008) Single event upset: An embedded tutorial. In: 21st International Conference on VLSI Design (VLSID 2008), IEEE pp. 429–434

  28. Wang J, Liu J, Feng B, Hou G (2015) The dynamic evaluation strategy for evolvable hardware 2015. 9th International Conference on Frontier of Computer Science and Technology. https://doi.org/10.1109/fcst.2015.35

  29. Wang J, Liu J (2017) Fault-tolerant strategy for real-time system based on evolvable hardware. J Circuits Syst Comput 26(07):1750111

    Article  Google Scholar 

  30. Yao R, Zhu P, Du J, Wang M, Zhou Z (2018) A general low-cost fast hybrid reconfiguration architecture for FPGA-based self-adaptive system. IEICE Trans Inform Syst 101(3):616–626

    Article  Google Scholar 

  31. Yao X, Higuchi T (1999) Promises and challenges of evolvable hardware. IEEE Trans Syst Man Cybern Part C (Appl Rev) 29(1):87–97

  32. Zhang Y, Jiang J (2008) Bibliographical review on reconfigurable fault-tolerant control systems. Annu Rev Control 32(2):229–252

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported by DRDO/DFTM/05/3424/EMECS/001/M/01/RIC-35. Research and Innovation Centre, DRDO, Chennai.

Author information

Authors and Affiliations

  1. Department of CSE, Indian Institute of Information Technology, Manufacturing and Design, Chennai, India

    Raghavendra Kumar Sakali & Noor Mahammad Shak

Authors
  1. Raghavendra Kumar Sakali
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Noor Mahammad Shak
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Noor Mahammad Shak.

Ethics declarations

Conflicts of Interest

The authors have no conficts of interest to declare relevant to this article’s content.

Additional information

Responsible Editor: A. Yan

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Kumar Sakali, R., Mahammad Shak, N. Intrinsic Based Self-healing Adder Design Using Chromosome Reconstruction Algorithm. J Electron Test 39, 111–122 (2023). https://doi.org/10.1007/s10836-023-06050-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-023-06050-1

Keywords

Search

Navigation