Abstract
The present work aims to incorporate the benefits of asymmetric hetero-dielectric engineering into the already popular dual-material double-gate tunnel field-effect transistor. Here, Poisson’s equation in 2D, incorporating appropriate boundary conditions, is solved to obtain the surface potential variation along the channel while considering Young’s popular parabolic approximation technique. From the potential profile, the electric field is derived, and the drain current expression is then extracted analytically, integrating the band-to-band tunneling generation rate over the tunneling region using Kane’s model. The dependence of surface potential, electric field, and tunneling current on the device parameters is analyzed by varying the biasing voltages, gate oxide thickness, body thickness, and gate metal work function, demonstrating agreement with TCAD simulation results. The performance of the device is compared with the earlier-reported structure of the dual-material gate hetero-dielectric TFET on the basis of channel potential, electric field, and drain current. The proposed device exhibits higher ON-state current, better ON–OFF current ratio, and suppressed short-channel effects. The results also demonstrate the superiority of the graded dielectric over the single-dielectric and hetero-dielectric double-gate TFET.
Similar content being viewed by others
References
Arun Samuel, T.S., Balamurugan, N.B., Sibitha, S., Saranya, R., Vanisri, D.: Analytical modeling and simulation of dual material gate tunnel field effect transistors. J. Electr. Technol. 8, 742–747 (2013)
Prabhat, V., Dutta, A.K.: Analytical surface potential and drain current models of dual-metal-gate double-gate tunnel-FETs. IEEE Trans. Electron Devices 63(5), 2190–2196 (2016)
Deb, S., Singh, N.B., Islam, N., Sarkar, S.K.: Work function engineering with linearly graded binary metal alloy gate electrode for short-channel SOI MOSFET. IEEE Trans. Nanotechnol. 11(3), 472–478 (2012)
Reddy, G.V., Jagadesh Kumar, M.: A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation. IEEE Trans. Nanotechnol. 4(2), 260–268 (2005)
Choi, W.Y., Park, B.G., Lee, J.D., Liu, T.J.K.: Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett. 28(8), 743–745 (2007)
Kumar, M.J., Vishnoi, R., Pandey, P.: Tunnel field effect transistors (TFET), modelling and simulation. Wiley. Lonescu AM, Riel, H. Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479, 329 (2011)
Wu, J., Min, J., Taur, Y.: Short-channel effects in tunnel FETs. IEEE Trans. Electron Devices 62(9), 3019–3024 (2015)
Bagga, N., Sarkar, S.K.: An analytical model for tunnel barrier modulation in triple metal double gate TFET. IEEE Trans. Electron Devices 62(7), 2136–2142 (2015)
Choi, W.Y., Lee, W.: Hetero-gate_dielectric tunneling field-effect transistors. IEEE Trans. Electron Devices 57(9), 2317–2319 (2010)
Vishnoi, R., Kumar, M.J.: Compact analytical model of dual material gate tunneling field effect transistor using interband tunneling and channel transport. IEEE Trans. Electron Devices 61, 1936–1942 (2014)
Wang, P., Zhuang, Y., Ii, C., Jiang, Z.: Analytical modeling for double-gate TFET with tri-material gate. In: ICSICT2014, Guilin, China (2014)
Bagga, N., Dasgupta, S.: Surface potential and drain current analytical model of gate all around triple metal TFET. IEEE Trans. Electron Devices 64(2), 606–613 (2017)
Upasana, N.R., Saxena M., Gupta, M.: Simulation study for dual material gate hetero-dielectric TFET: static performance analysis for analog applications. In: Annual IEEE India Conference (INDICON) (2013)
Kwon, D.W., Park, B.G.: Tunnel field effect transistor with asymmetric gate dielectric and body thickness. Jpn. J. Appl. Phys. 56(4,3), 044201 (2017)
Abdi, D.B., Jagadesh Kumar, M.: Controlling ambipolar current in tunneling FETs using overlapping gate-on-drain. J. Electron Devices Soc. 2(6), 187–190 (2014)
Honma, T., Sasaki, I., Tamura, N., Tatami, J., Fujichika, S., Komeya, K., Meguro, T.: Fabrication of functionally graded SiO2-Mo material by centrifugation and Floc-casting of highly concentrated slurry. Int. J. Appl. Ceram. Technol. 10(2), 348–353 (2013)
Choi, Y.-H., Bulliard, X., Benayad, A., Leterrier, Y., manson, J.-A.E., Lee, K.-H., Choi, D., Park, J.-J., Kim, J.: Design and fabrication of compositionally graded inorganic oxide thin films: mechanical, optical and permeation characteristics. Acta Mater. 58, 6495–6503 (2010)
Giannatsis, J., Vassilakos, A., Canellidis, V., Dedoussis, V.: Fabrication of graded structures by extrusion 3D printing. In: Proceedings of the 2015 IEEE IEEM (2015)
Kane, E.O.: Theory of tunneling. J. Appl. Phys. 32(1), 83–91 (1961)
Young, K.K.: Short channel effects in fully depleted SOI MOSFETs. IEEE Trans. Electron Devices 36(2), 399–402 (1989)
Upasana, N.R., Saxena, M., Gupta, M.: Modeling and TCAD assesment for gate material and gate dielectric engineered TFET architectures: circuit-level investigation for digital applications. IEEE Trans. Electron Devices 62(10), 3348–3356 (2015)
Gholizadeh, M., Hosseini, S.E.: A 2-D analytical model for double-gate tunnel FETs. IEEE Trans. Electron Devices 61(5), 1494–1500 (2014)
Saeidi, A., Biswas, A., Ionescu, A.M.: Modeling and simulation of low power ferroelectric non-volatile memory tunnel field effect transistors using silicon-doped hafnium oxide as gate dielectric. Solid State Electron. 124, 16–23 (2016)
Kumar, S., Goel, E., Singh, K., Singh, B., Singh, P.K., Baral, K., Jit, S.: 2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a SiO2/HfO2 stacked gate-oxide structure. IEEE Trans. Electron Devices 64(3), 960–968 (2017)
Jagadesh Kumar, M.: Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. IEEE Trans. Electron Devices 51(4), 569–574 (2004)
Acknowledgements
One of the authors (Priyanka Saha) thankfully acknowledges the financial support as Ph.D. fellow under “Visvesvaraya Ph.D. Scheme”, Deit Y, Government of India.
Author information
Authors and Affiliations
Corresponding author
Appendix
Appendix
Rights and permissions
About this article
Cite this article
Dash, D.K., Saha, P. & Sarkar, S.K. Analytical modeling of asymmetric hetero-dielectric engineered dual-material DG-TFET. J Comput Electron 17, 181–191 (2018). https://doi.org/10.1007/s10825-017-1102-8
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10825-017-1102-8