Skip to main content
SpringerLink
Log in

Dual-channel multiplexing technology and its realization in interpolation filter in stereo audio sigma-delta DAC

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper, we propose a novel low-cost and hardware-efficient digital interpolation filter applied to stereo audio sigma-delta digital-to-analog converter. The paper presents a dual-channel multiplexing structure and utilizes memories to realize the first stage half-band filter in the interpolation filter for reaching the goal of saving chip area. The reorder technique is derived to synchronize the two channels after multiplexing. The design is implemented on 0.18 µm 1.8/3.3 V 1P5M CMOS process. The measurement results show that the signal-to-noise ratio of the DAC achieves 106 dB and the digital part of chip only takes a proportion of 0.198 mm2 with only 0.65 mW power consumption. The proposed design decreases the area and power dissipation, meanwhile, gives much more design margin to the analog part of Σ-Δ DAC, which benefits for the mixed-signal system design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Ivar, L., Anders, V., Bjørnar, H., & Trond, S. (2010). Review and advances in delta-sigma DAC error estimation based on additive noise modeling. Analog Integrated Circuits Signal Processing, 62(2), 179–192.

    Article  Google Scholar 

  2. Jinghua, Z., Yong, L., Libin, Y., & Bo, S. (2011). A 0.6 V 82 dB 28.6 μW continuous-time audio delta-sigma modulator. IEEE Journal of Solid-State Circuits, 46(10), 2326–2335.

    Article  Google Scholar 

  3. Li, J., Wu, X. B., & Zhao, J. C. (2010). An improved area-efficient design method for interpolation filter of sigma-delta audio DAC. 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT 2010), pp. 327–329.

  4. Ben Ameur, N., Soyah, M., Masmoudi, N., & Loulou, M. (2009). FPGA implementation of polyphase decomposed FIR filters for interpolation used in sigma-delta audio DAC. 3rd International Conference on Signals, Circuits and Systems, pp. 1–4.

  5. Benson, R. A. (2009). An efficient hardware implementation for interpolating and decimating filters. Conference on Signals, Systems and Computers, pp. 703–707.

  6. Mukhtar, A., Jamal, H., & Farooq, U. (2009). An area efficient interpolation filter for digital audio applications. IEEE Transaction for Consumer Electronics, 55(2), 768–772.

    Article  Google Scholar 

  7. Wang, Y., Cai, M., Zhang, Y., & Yu, M. (2012). 16-Bit delta-sigma DAC with cascade-of-resonators feed-forward modulator and interpolation filter with ocsd code. 2012 International Conference on Optoelectronics and Microelectronics (ICOM), 49(4), 478–481.

    Article  Google Scholar 

  8. Jorgensen, I. H. H., Pracny, P., & Bruun, E. (2013). Hardware-efficient implementation of half-band IIR filter for interpolation and decimation. IEEE Transactions on Circuits and Systems-II: Express Briefs, 60(12), 892–896.

    Article  Google Scholar 

  9. Mariammal, K., Vasantha Rani, S. P. J., & Kohila, T. (2013). Area efficient high speed low power multiplier architecture for multirate filter design. IEEE International Conference on Emerging Trends in Computing, Communication and Nanotechnology (ICECCN 2013), pp. 109–116.

  10. Laddomada, M. (2008). Design of multistage decimation filters using cyclotomic polynomials: Optimization and design issues. IEEE Transactions on Circuits and Systems I: Regular Papers, 55(7), 1977–1987.

    Article  MathSciNet  Google Scholar 

  11. Nguyen, K., Bandyopadhyay, A., Adams, B., Sweetland, K., & Baginski, P. (2008). A 108 dB SNR, 1.1 mW oversampling audio DAC with a three-level DEM technique. IEEE Journal of Solid-State Circuits, 43(12), 2592–2600.

    Article  Google Scholar 

  12. Lee, K., Meng, Q., Sugimoto, T., Hamashita, K., Takasuka, K., Takeuchi, S., et al. (2009). A 0.8 V, 2.6 mW, 88 dB dual-channel audio delta-sigma D/A converter with headphone driver. IEEE Journal of Solid-State Circuits, 44(3), 916–927.

    Article  Google Scholar 

Download references

Acknowledgments

This work is supported by National Natural Science Foundation of China under Grant 61106028. The authors would like to thank Dr. X. X. Dai for his contributions in the design of the analog SC filter.

Author information

Authors and Affiliations

  1. College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing, 100124, China

    Sujuan Liu, Wenshu Jiang & Meihui Zhang

Authors
  1. Sujuan Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Wenshu Jiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Meihui Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Sujuan Liu.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Liu, S., Jiang, W. & Zhang, M. Dual-channel multiplexing technology and its realization in interpolation filter in stereo audio sigma-delta DAC. Analog Integr Circ Sig Process 81, 487–494 (2014). https://doi.org/10.1007/s10470-014-0403-0

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-014-0403-0

Keywords

Search

Navigation