Skip to main content
SpringerLink
Log in

A low-jitter all-digital PLL with high-linearity DCO

  • Technical Paper
  • Published:
Microsystem Technologies Aims and scope Submit manuscript

Abstract

This paper describes a low-jitter all-digital phase-locked loop (ADPLL) with a high-linearity digitally controlled oscillator (DCO). The proposed DCO consists of a three-stage differential ring oscillator with a coarse-tune stage, a fine-tune stage, and process voltage temperature (PVT) variation compensation. The coarse-tune stage comprises tri-inverters controlled using the binary-weighted method and has high linearity and monotonicity. The fine-tune stage consists of six groups of NMOS capacitors to achieve a high timing resolution. Moreover, the range of the DCO frequency can be varied according to the PVT variations s to match the desired frequency range of the ADPLL. The proposed ADPLL was implemented in a 0.18-µm standard CMOS process with a supply voltage of 1.8 V. The experimental results indicated that the proposed DCO can cover the frequency range of 202–518 MHz under different PVT variations. The output frequency range of the proposed ADPLL with a programmable divider was 402–417 MHz, and its division range was 134–139. The ADPLL is suitable for MedRadio band applications. At 411 MHz, the power consumption was 13 mW, rms jitter was 5.98 ps (0.25% of the output period), and active die area was 0.27 mm2.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18

Similar content being viewed by others

References

  • Bae J, Radhapuram S, Jo I, Kihara T, Matsuoka T (2015) A low-voltage design of controller-based ADPLL for implantable biomedical devices. 2015 IEEE Biomedical Circuits and Systems Conference pp 1–4

  • Chang CW, Chang KY, Chu YH, Jou SJ (2016) Near-threshold all-digital PLL with dynamic voltage scaling power management. Electron Lett 52(2):109–111

    Article  Google Scholar 

  • Chen PL, Chung CC, Yang JN, Lee CY (2006) A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications. IEEE J Solid State Circuits 41(6):1275–1285

    Article  Google Scholar 

  • Chen WH, Loke WF, Jung B (2012) A 0.5-V, 440-µW frequency synthesizer for implantable medical devices. IEEE J Solid State Circuits 47(8):1896–1907

    Article  Google Scholar 

  • Chu HC, Hua YH, Jung CC. (2016) A fast-locking all-digital phased-locked loop with a 1 ps resolution time-to-digital converter using calibrated time amplifier and interpolation digitally-controlled-oscillator. 2016 IEEE International Conference on Electron Devices and Solid State Circuits pp 375–378

  • Chung CC, Lee CY (2003) An all-digital phase-locked loop for high-speed clock generation. IEEE J Solid State Circuits 38(2):347–351

    Article  Google Scholar 

  • Chung CC, Su WS, Lo CK (2016) A 0.52/1 V fast lock-in ADPLL for supporting dynamic voltage and frequency scaling. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(1):408–412

    Article  Google Scholar 

  • Deng X, Mo Y, Lin X, Zhu M (2016) Low-jitter all-digital phase-locked loop with novel PFD and high resolution TDC & DCO. 2016 29th IEEE International System-on-Chip Conference pp 29–34

  • Dudek P, Szczepanski S, Hatfield V (2000) A high-resolution CMOS time-to-digital converter utilizing a vernier delay line. IEEE J Solid State Circuits 35(2):240–247

    Article  Google Scholar 

  • Faisal M, Wentzloff DD (2013) An automatically placed-and-routed ADPLL for the MedRadio band using PWM to enhance DCO resolution. 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) pp 115–118

  • George AK, Sumathi P (2017) Mono-component AM-FM signal decomposition based on discrete second order generalized integrator phase-locked loop. Circuits Syst Signal Process 36(4):1604–1620

    Article  Google Scholar 

  • Henzler S (2010) Time-to-digital converters. Springer Publisher, Berlin

    Book  Google Scholar 

  • Heyn VD et al. (2007) A fast start-up 3 GHz–10 GHz digitally controlled oscillator for UWB impulse radio in 90 nm CMOS. Solid State Circuits Conference pp 484–487

  • Hieu BV, Beak S, Choi S, Seon J, Jeong TT (2010) Thermometer-to-binary encoder with bubble error correction (BEC) circuit for flash analog-to-digital converter (FADC). International Conference on Communications and Electronics, pp 102–106

  • Hsu HJ, Huang SY (2011) A low-jitter ADPLL via a suppressive digital filter and an interpolation-based locking scheme. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(1):165–170

    Article  Google Scholar 

  • Igarashi M, Uemura T, Mori R, Kishibe H, Nagayama M, Taniguchi M, Wakahara K, Saito T, Fujigaya M, Fukuoka K, Nii K, Kataoka T, Hattori T (2015) A 28 nm high-k/MG heterogeneous multicore mobile application processor with 2 GHz cores and low-power 1 GHz cores. IEEE J Solid State Circuits 50(1):92–101

    Article  Google Scholar 

  • Lee M, Abidi A (2008) A 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue. IEEE J Solid State Circuits 43(4):769–777

    Article  Google Scholar 

  • Lee CH, Kabalican L, Ge Y, Kwantono H, Unruh G, Chambers M, Fujimori I (2015) A 2.7 GHz to 7 GHz fractional-N LC-PLL utilizing multi-metal layer SoC technology in 28 nm CMOS. IEEE J Solid State Circuits 50(4):856–866

    Article  Google Scholar 

  • Li C, Ma L, Xiang J, Min H (2015) An asynchronous delay line TDC for ADPLL in 0.13 um CMOS. IEEE 11th International Conference on ASIC pp 1–4

  • Liao YY, Chen WM, Wu CY (2013) A CMOS medradio-band low-power integer-N cascaded phase-locked loop for implantable medical SOCs. 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS) pp 286–289

  • Liu H, Sun Z, Tang D, Huang H, Kaneko T, Deng W, Wu R, Okada K, Matsuzawa A (2018) An ADPLL-centric bluetooth low-energy transceiver with 2.3mW interference-tolerant hybrid-loop receiver and 2.9mW single-point polar transmitter in 65 nm CMOS. 2018 IEEE International Solid State Circuits Conference pp 444–446

  • Nikolic B, Oklobdzija VG, Stajanovic V, Jia W et al (2000) Improved sense-amplifier based flip-flop: design and measurements. IEEE J Solid State Circuits 35(6):876–883

    Article  Google Scholar 

  • Stazewski RB, Vemulapalli S, Vallur P, Wallberg J, Balsara PT (2007) 1.3v 20 ps time-to-digital converter for frequency synthesis in 90 nm CMOS. IEEE Trans Circuits Syst II 54(11):954–958

    Article  Google Scholar 

  • Straayer M (2008) Noise shaping techniques for analog and time-to-digital converters using voltage controlled oscillators. Ph.D. dissertation, Massachusetts Institute of Technology (MIT), Cambridge, Massachusetts

    Google Scholar 

  • Su MC (2014) A low-jitter cell-based digitally controlled oscillator with differential multiphase outputs. IEEE Trans Very Large Scale Integr (VLSI) Syst 23(4):766–770

    Google Scholar 

  • Yao C (2011) Time To Digital Converter Used in All Digital PLL. Master of Science Thesis in System-on-Chip Design, Stockholm

    Google Scholar 

Download references

Acknowledgements

This work was supported by the Ministry of Science and Technology (MOST), Taiwan, under Grant MOST 106-2221-E-017-012 and 106-2221-E-239-032. The authors thank the National Chip Implementation Center (CIC) of Taiwan for chip fabrication and providing measurement equipment.

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, National Kaohsiung Normal University, Yanchao, Kaohsiung, 82444, Taiwan (R.O.C.)

    Yu-Lung Lo, Hsi-Hua Wang, Yu-Hsin Li, Fang-Yu Fan & Chun-Yen Yu

  2. Department of Electrical Engineering, National United University, No.2, Lien-Da, Nan-Shih Li, Miao-Li, 36063, Taiwan (R.O.C.)

    Jen-Chieh Liu

Authors
  1. Yu-Lung Lo
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hsi-Hua Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yu-Hsin Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Fang-Yu Fan
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Chun-Yen Yu
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Jen-Chieh Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Jen-Chieh Liu.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Lo, YL., Wang, HH., Li, YH. et al. A low-jitter all-digital PLL with high-linearity DCO. Microsyst Technol 27, 1347–1357 (2021). https://doi.org/10.1007/s00542-018-4252-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00542-018-4252-0

Search

Navigation