Skip to main content
SpringerLink
Log in

An 18-bit SAR ADC with Mixed DAC and Capacitive Recombination Calibration

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a high-resolution 18-bit SAR ADC with a high 10-bit capacitor DAC and a low 8-bit resistor DAC. The total required number of the unit capacitors is decreased to 512. Foreground digital calibration based on capacitive recombination is introduced to improve linearity. Preamplifiers and output offset storage(OOS) enhance the noise and offset performance of the comparator. As a result, the design under 180 nm process achieves a signal-to-noise and distortion ratio(SNDR) of 105.5dB and a spurious-free dynamic range (SFDR) of 116.3dB under 1 MS/s sampling rate with a single channel. The effective number of bits (ENOB) can reach 17.23 bits with a Nyquist-rate input while consuming 46 mW from a 5 V supply. The resultant Schreier and Walden figures of merit (FoM) are 178.92 dB and 295.34 fJ/conversion-step, respectively. The proposed SAR ADC occupies an actual area of 3850 \(\upmu \)m by 2810 \(\upmu \)m.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18
Fig. 19
Fig. 20
Fig. 21
Fig. 22

Similar content being viewed by others

References

  1. A. Ahrar, M. Yavari, A 14-bit SAR ADC with Calibration for Comparator Offset and Capacitive DAC Mismatch. Simulation 4, 6 (2020)

    Google Scholar 

  2. Analog Devices. The product-overview of ADAQ4033. https://www.analog.com/cn/products/adaq-4003.html#product-overview

  3. M. Bagheri, F. Schembari, N. Pourmousavian, H. Zare-Hoseini, D. Hasko, R.B. Staszewski, A mismatch calibration technique for SAR adcs based on deterministic self-calibration and stochastic quantization. IEEE Trans. Circuits Syst. I Regular Papers 67(9), 2883–2896 (2020)

    Article  Google Scholar 

  4. A. Bannon, C. P. Hurrell, D. Hummerston, C. Lyden, An 18 b 5 MS/s SAR ADC with 100.2 dB dynamic range. in 2014 Symposium on VLSI Circuits Digest of Technical Papers, pages 1–2 (2014)

  5. Y.-K. Chang, C.-S. Wang, C.-K. Wang, A 8-bit 500-KS/s low power SAR ADC for bio-medical applications. in 2007 IEEE Asian Solid-State Circuits Conference, pages 228–231 (2007)

  6. D.-J. Chang, M. Choi, S.-T. Ryu, A 28-nm 10-b 2.2-GS/s 18.2-mW relative-prime time-interleaved sub-ranging SAR ADC with on-chip background skew calibration. IEEE J. Solid-State Circuits 56(9), 2691–2700 (2021)

    Article  ADS  Google Scholar 

  7. Y. Chen, S. Tsukamoto, T. Kuroda, A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS. in 2009 IEEE Asian Solid-State Circuits Conference, pages 145–148 (2009)

  8. O. Dong-Ryeol, K.-J. Moon, W.-M. Lim, Y.-D. Kim, E.-J. An, S.-T. Ryu, An 8-Bit 1-GS/s asynchronous loop-unrolled SAR-Flash ADC with complementary dynamic amplifiers in 28-nm CMOS. IEEE J. Solid-State Circuits 56(4), 1216–1226 (2021)

    Article  ADS  Google Scholar 

  9. Q. Fan, Y. Hong, J. Chen, A time-interleaved SAR ADC with bypass-based opportunistic adaptive calibration. IEEE J. Solid-State Circuits 55(8), 2082–2093 (2020)

    Article  ADS  Google Scholar 

  10. H. Fan, J. Li, F. Maloberti, Order statistics and optimal selection of unit elements in DACs to enhance the static linearity. IEEE Trans. Circuits Syst. I Regular Papers 67(7), 2193–2203 (2020)

    Article  Google Scholar 

  11. H. Fan, Y. Liu, Q. Feng, A reliable bubble sorting calibration method for SAR ADC. AEU-Int. J. Electron. Commun. 122, 153227 (2020)

    Article  Google Scholar 

  12. R. Fiorelli, Ó. Guerra, R. Del Río, Ángel Rodríguez-Vázquez, Effects of capacitors non-idealities in un-even split-capacitor array SAR ADCs. in 2015 Conference on Design of Circuits and Integrated Systems (DCIS), pages 1–4 (2015)

  13. B. Fotouhi, D.A. Hodges, High-resolution A/D conversion in MOS/LSI. IEEE J. Solid-State Circuits 14(6), 920–926 (1979)

    Article  ADS  Google Scholar 

  14. B.P. Ginsburg, A.P. Chandrakasan, An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. in 2005 IEEE International Symposium on Circuits and Systems, pages 184–187 Vol. 1 (2005)

  15. W. Guo, J. Wu, A 10MS/s 16bit SAR ADC Achieving 100dB SFDR and 90dB SNDR in 0.18 \(\upmu \)m CMOS. in 2021 IEEE 5th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), pages 974–978 (2021)

  16. S. Haenzsche, S. Henker, R. Schüffny, Modelling of capacitor mismatch and non-linearity effects in charge redistribution SAR ADCs. in Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010, pages 300–305 (2010)

  17. P. Harpe, Successive approximation analog-to-digital converters: improving power efficiency and conversion speed. IEEE Solid-State Circuits Mag. 8(4), 64–73 (2016)

    Article  Google Scholar 

  18. B. Hershberg, N. Markulić, J. Lagos, E. Martens, D. Dermit, J. Craninckx, A 1-MS/s to 1-GS/s ringamp-based pipelined adc with fully dynamic reference regulation and stochastic scope-on-chip background monitoring in 16 nm. IEEE J. Solid-State Circuits 56(4), 1227–1240 (2021)

    Article  ADS  Google Scholar 

  19. D.R. Holberg, P.E. Allen, CMOS analog circuit design Internatinal, 3rd edn. (Oxford University Press, USA, 2012)

    Google Scholar 

  20. L. Junjie, J. Holleman, A low-power high-precision comparator with time-domain bulk-tuned offset cancellation. IEEE Trans. Circuits Syst. I Regular Papers 60(5), 1158–1167 (2013)

    Article  MathSciNet  Google Scholar 

  21. Y. Kuramochi, A. Matsuzawa, M. Kawabata, A 0.027-\(\rm mm^2\) self-calibrating successive approximation ADC Core in 0.18-\(\upmu \)m CMOS. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 92, 360–366 (2009)

    Article  ADS  Google Scholar 

  22. H. Li, M. Maddox, M.C.W. Coin, W. Buckley, D. Hummerston, N. Naeem, A signal-independent background-calibrating 20b 1MS/S SAR ADC with 0.3 ppm INL. in 2018 IEEE International Solid-State Circuits Conference-(ISSCC), pages 242–244. IEEE (2018)

  23. Y. Liao, T. Lee, A 6-b 1.3Gs/s A/D Converter with C-2C Switch-Capacitor Technique. in 2006 International Symposium on VLSI Design, Automation and Test, pages 1–4 (2006)

  24. H. Mafi, M. Yargholi, M. Yavari, S. Mirabbasi, Digital calibration of elements mismatch in multirate predictive SAR ADCs. IEEE Trans. Circuits Syst. I Regular Papers 66(12), 4571–4581 (2019)

    Article  Google Scholar 

  25. S. Mahdavi, E. Ghadimi, A new 13-bit 100MS/s full differential successive approximation register analog to digital converter (SAR ADC) using a novel compound R-2R/C structure. in 2017 IEEE 4th International Conference on Knowledge-Based Engineering and Innovation (KBEI), pages 0237–0242 (2017)

  26. F. Maloberti, Data converters (Springer, Berlin, 2007)

    Google Scholar 

  27. B. Razavi, Design of analog CMOS integrated circuits (Tata McGraw-Hill Education, 2002)

    Google Scholar 

  28. B. Razavi, The bootstrapped switch [a circuit for all seasons]. IEEE Solid-State Circuits Mag. 7(3), 12–15 (2015)

    Article  Google Scholar 

  29. Y. Song, Y. Zhu, C.-H. Chan, R.P. Martins, A 40-MHz bandwidth 75-dB SNDR partial-interleaving SAR-assisted noise-shaping pipeline ADC. IEEE J. of Solid-State Circuits 56(6), 1772–1783 (2021)

    Article  ADS  Google Scholar 

  30. X. Tang, X. Yang, W. Zhao, C.-K. Hsu, J. Liu, L. Shen, A. Mukherjee, W. Shi, S. Li, D.Z. Pan, N. Sun, A 13.5-ENOB, 107-\(\mu \)W noise-shaping SAR ADC With PVT-robust closed-loop dynamic amplifier. IEEE J. Solid-State Circuits 55(12), 3248–3259 (2020)

    Article  ADS  Google Scholar 

  31. Texas Instruments. The product-overview of ADS9218. https://www.ti.com.cn/product/zh-cn/ADS9218

  32. Yu. Wei, S. Sen, B.H. Leung, Distortion analysis of MOS track-and-hold sampling mixers using time-varying Volterra series. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 46(2), 101–113 (1999)

    Article  Google Scholar 

  33. I.-M. Yi, N. Miura, H. Fukuyama, H. Nosaka, A 15.1-mW 6-GS/s 6-bit single-channel flash ADC with selectively activated 8\(\times \) time-domain latch interpolation. IEEE J. of Solid-State Circuits 56(2), 455–464 (2021)

    Article  ADS  Google Scholar 

  34. P. Zhang, W. Feng, P. Zhao, X. Chen, Z. Zhang, A 16-Bit 1-MS/s pseudo-differential SAR ADC with digital calibration and DNL enhancement achieving 92 dB SNDR. IEEE Access 7, 119166–119180 (2019)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. School of Integrated Circuit Science and Engineering(Exemplary School of Microelectronics), University of Electronic Science and Technology of China, Chengdu, China

    Dagang Li, Zehong Li, Zhuorui Chen, Xiaohu Qi, Hua Fan, Wei Zhou & Wei Li

  2. Chengdu Sino Microelectronics Technology Co.,Ltd, Chengdu, China

    Dagang Li, Ce Wang & Chen Cui

  3. Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan, China

    Hua Fan, Xinkai Guo & Yan Sun

  4. Chongqing Institute of Microelectronics Industry Technology, University of Electronic Science and Technology of China, Chongqing, China

    Hua Fan

  5. Institute 706 s Academy of China Aerospace Science and Industry Corporation, Beijing, China

    Keyan Ma

  6. School of information science and technology, Southwest Jiaotong University, Chengdu, China

    Quanyuan Feng

  7. Department of Precision Instrument, Tsinghua University, Beijing, China

    Qi Wei

Authors
  1. Dagang Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Zehong Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Zhuorui Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Xiaohu Qi
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Hua Fan
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Wei Zhou
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Wei Li
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Ce Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  9. Chen Cui
    View author publications

    You can also search for this author in PubMed Google Scholar

  10. Keyan Ma
    View author publications

    You can also search for this author in PubMed Google Scholar

  11. Quanyuan Feng
    View author publications

    You can also search for this author in PubMed Google Scholar

  12. Qi Wei
    View author publications

    You can also search for this author in PubMed Google Scholar

  13. Xinkai Guo
    View author publications

    You can also search for this author in PubMed Google Scholar

  14. Yan Sun
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to Hua Fan or Qi Wei.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

The work of Hua Fan was supported by Sichuan Science and Technology Program under Grant 2022YFG0164 and supported by Medico-Engineering Cooperation Funds from University of Electronic Science and Technology of China under Grant ZYGX2021YGLH203, and supported by general project of Chongqing Natural Science Foundation under Grant 2022NSCQ-MSX5348, and supported by Guangdong Basic and Applied Basic Research Foundation under Grant 2023A1515010041.

The work of Quanyuan Feng was supported by the Important Project of the National Natural Science Foundation of China under Grant 62090012.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Li, D., Li, Z., Chen, Z. et al. An 18-bit SAR ADC with Mixed DAC and Capacitive Recombination Calibration. Circuits Syst Signal Process (2024). https://doi.org/10.1007/s00034-024-02610-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s00034-024-02610-8

Keywords

Search

Navigation