Skip to main content
SpringerLink
Log in

Recrudesce: IoT-Based Embedded Memories Algorithms and Self-healing Mechanism

  • Conference paper
  • First Online:
Proceedings of Congress on Control, Robotics, and Mechatronics (CRM 2023)

Part of the book series: Smart Innovation, Systems and Technologies ((SIST,volume 364))

Included in the following conference series:

  • 158 Accesses

Abstract

As rapid increase in IoT framework in edge computing, the data storage requirement is also increased. This data is stored in RAID 5 (Redundant array of independent drives) disks which require memory testing and a repair algorithm for a reliable design system. MBIST design system depends on the memory testing algorithm. Various fault detection approaches are introduced using March test on SRAM and DRAM. But, still, some focus is required in terms of time penalty and fault coverage. This paper introduces a novel approach for fault detection in memory with less time penalty, better fault coverage, and device utilization performance with the help of the IoT framework in edge computing. An IoT framework system is proposed for proper monitoring of memory under test for fault occurrence and number of fault repair for SRAM. Results show the optimal faults repair and with less time penalty. The simulation is conducted on MATLAB and Xilinx ISE suite. Proposed work can be used in commercial and space application where radiation hardened memories is used.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 219.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 279.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Hagar, J.D.: Software test architectures and advanced support environments for IoT. In: IEEE International Conference on Software Testing, Verification and Validation Workshops (ICSTW), pp. 252–256. Sweden (2018

    Google Scholar 

  2. Sahu, K., Srivastava, R.K.: Soft computing approach for prediction of software reliability. ICIC Express Lett. 12(12), 1213–1222 (2018)

    Google Scholar 

  3. Lima, J.A.P., Vergilio, S.R.: Test case prioritization in continuous integration environments: a systematic mapping study. Inf. Softw. Technol. 121, 1–16 (2020)

    Google Scholar 

  4. Sahu, K., Srivastava, R.K.: Revisiting software reliability in data management, analytics and innovation, vol. 801, pp. 221–235. Analytics and Innovation Springer, Singapore (2020)

    Google Scholar 

  5. Yuan, Z., You, X., Lv, X., Xie, P.: SS6: online short-code RAID-6 scaling by optimizing new disk location and data migration. Comput. J. 64(10), 1600–1616 (2021). https://doi.org/10.1093/comjnl/bxab134

    Article  MathSciNet  Google Scholar 

  6. Tian, C., Li, Y., Wu, S., Chen, J., Yuan, L., Xu, Y.: Popularity-based online scaling for raid systems under general settings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(10), 2911–2924 (2020). https://doi.org/10.1109/TCAD.2019.2930580

    Article  Google Scholar 

  7. Pundir, A., Sharma, O.P.: CHECKERMARC: a modified novel memory-testing approach for bit-oriented SRAM. Int. J. Appl. Eng. Res. 12, 3023–3028 (2017)

    Google Scholar 

  8. Pundir, A.: Novel modified memory built in self-repair (MMBISR) for SRAM using hybrid redundancy-analysis technique. IET Circ. Dev. Syst. (2019). https://doi.org/10.1049/iet-cds.2018.5218

    Article  Google Scholar 

  9. Manikandan, P., Larsen, B.B., Aas, E.J., Areef, M.: A programmable BIST with macro and microcodes for embedded SRAMs. In: 2011 9th East-West Design & Test Symposium (EWDTS), pp. 144–150 (2011). https://doi.org/10.1109/EWDTS.2011.6116584

  10. John, P.K., Rony Antony, P.: BIST architecture for multiple RAMs in SoC. Procedia Comput. Sci. 115, 159–165 (2017). https://doi.org/10.1016/j.procs.2017.09.121

  11. Harutyunyan, G., Shoukourian, S., Vardanian, V., Zorian, Y.: A new method for March test algorithm generation and its application for fault detection in RAMs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(6), 941–949 (2012). https://doi.org/10.1109/TCAD.2012.2184107

    Article  Google Scholar 

  12. Manasa, R., Verma R., Koppad, D.: Implementation of BIST technology using March-LR algorithm. In: 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), pp. 1208–1212 (2019). https://doi.org/10.1109/RTEICT46194.2019.9016784

  13. Hamdioui S., van de Goor, A.J., Rodgers, M.: March SS: a test for all static simple RAM faults. In: Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002), pp 95–100 (2002). https://doi.org/10.1109/MTDT.2002.1029769

  14. Lakshmi, G.S., Neelima, K., Subhas, D.: A march ns algorithm for detecting all types of single bit errors in memories. Int. J. Emerg. Technol. Innov. Res. 6(4), 289–296 (2019). ISSN: 2349-5162

    Google Scholar 

  15. Benso, A., Bosio, A., Di Carlo, S., Di Natale, G., Prinetto, P.: March test generation revealed. IEEE Trans. Comput. 57(12), 1704–1713 (2008). https://doi.org/10.1109/TC.2008.105

Download references

Author information

Authors and Affiliations

  1. Amity University Rajasthan, Jaipur, India

    Vinita Mathur, Raj Kumar Gupta & Sanjay Kumar Singh

  2. Arya College of Engineering and IT, Jaipur, India

    Aditya Kumar Pundir

Authors
  1. Vinita Mathur
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Aditya Kumar Pundir
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Raj Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Sanjay Kumar Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Vinita Mathur .

Editor information

Editors and Affiliations

  1. Department of Mechanical and Industrial Engineering, Indian Institute of Technology Roorkee, Roorkee, India

    Pradeep Kumar Jha

  2. Department of Mechanical Engineering, Rajasthan Technical University, Kota, Rajasthan, India

    Brijesh Tripathi

  3. Department of Mechanical and Mechatronic Engineering, UCSI University, Cheras, Kuala Lumpur, Malaysia

    Elango Natarajan

  4. Department of Computer Engineering, Rajasthan Technical University, Kota, Rajasthan, India

    Harish Sharma

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Mathur, V., Pundir, A.K., Gupta, R.K., Singh, S.K. (2024). Recrudesce: IoT-Based Embedded Memories Algorithms and Self-healing Mechanism. In: Jha, P.K., Tripathi, B., Natarajan, E., Sharma, H. (eds) Proceedings of Congress on Control, Robotics, and Mechatronics. CRM 2023. Smart Innovation, Systems and Technologies, vol 364. Springer, Singapore. https://doi.org/10.1007/978-981-99-5180-2_10

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-5180-2_10

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-5520-6

  • Online ISBN: 978-981-99-5180-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation