Skip to main content

An Optimization Design Method of Multi-chip Parallel Power Module Based on Machine Learning

  • Conference paper
  • First Online:
The proceedings of the 10th Frontier Academic Forum of Electrical Engineering (FAFEE2022) (FAFEE 2022)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 1054))

Included in the following conference series:

  • 369 Accesses

Abstract

As an important component in power electronic energy conversion system, power semiconductor module layout and its multi-objective optimization are considered to be the key steps to achieve excellent performance of silicon carbide. Low parasitic parameters, low junction temperature, high power density and high reliability are the key design elements of multi-chip parallel silicon carbide power module. The existing traditional design methods largely rely on the experience of trial and error, the design cycle is long and the cost is high. This paper proposes a multi-objective optimization design method of power module based on artificial neural network ANN and deep reinforcement learning (DRL). Firstly, ANN and FEM are used to solve the problem that the self -inductance and mutual inductance of power module and the thermal coupling between multi-chips are difficult to be represented by mathematical formulas. At the same time, deep reinforcement learning (DRL) and the training results of artificial neural network (ANN) are used for multi-objective optimization of three optimization objectives: parasitic inductance, junction temperature and power density. Based on this method, a 1200 V/300 A half bridge power module with three parallel chips is optimally designed. This power module has good parasitic inductance, junction temperature and power density. This design method has certain guiding significance for the packaging design of silicon carbide multi chip parallel power modules.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 349.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD 449.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Huang, A.Q.: Power semiconductor devices for smart grid and renewable energy systems. In:  Proceedings of the IEEE, 105(11), 2019–2047

    Google Scholar 

  2. Bęczkowski, S., Jørgensen, A.B., Li, H., Uhrenfeldt, C., Dai, X., Munk-Nielsen, S.: Switching current imbalance mitigation in power modules with parallel connected SiC MOSFETs. In:  2017 19th European Conference on Power Electronics and Applications (EPE’17 ECCE Europe), p. 18 (2017)

    Google Scholar 

  3. Zeng, Z., Ou, K., Wang, L., Yu, Y.: Reliability-oriented automated design of double-sided cooling power module: a thermo-mechanical-coordinated and multi-objective-oriented optimization methodology. In:  IEEE Transactions on Device and Materials Reliability 20(3), 584–595

    Google Scholar 

  4. Wu, R., Smirnova, L., Wang, H., Iannuzzo, F., Blaabjerg, F.: Comprehensive investigation on current imbalance among parallel chips inside MW-scale IGBT power modules. In: 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), pp. 850–856 (2015)

    Google Scholar 

  5. Zhong, Y., Meng, J., Ning, P., Zhang, D., Wen, X.: Comprehensive comparative analysis of two types of commonly-used layouts of IGBT packages. In: 2014 17th International Conference on Electrical Machines and Systems (ICEMS), pp. 1952–1956 (2014)

    Google Scholar 

  6. Wang, L., et al.: Cu clip-bonding method with optimized source inductance for current balancing in multichip SiC MOSFET power module. In:  IEEE Transactions on Power Electronics 37(7), 7952–7964

    Google Scholar 

  7. Yang, F., et al.: Interleaved planar packaging method of multichip SiC power module for thermal and electrical performance improvement. In: IEEE Transactions on Power Electronics 37(2), 1615–1629

    Google Scholar 

  8. Al Razi, I., Le, Q., Evans, T.M., Mukherjee, S., Mantooth, H.A., Peng, Y.: PowerSynth design automation flow for hierarchical and heterogeneous 2.5-D multichip power modules. In:  IEEE Transactions on Power Electronics 36(8), 8919–8933

    Google Scholar 

  9. Ding, C., Liu, H., Ngo, K.D.T., Burgos, R., Lu, G.-Q.: A double-side cooled SiC MOSFET power module with sintered-silver interposers: I-design, simulation, fabrication, and performance characterization. In:  IEEE Transactions on Power Electronics 36(10), 11672–11680

    Google Scholar 

  10. Li, B., Yang, X., Wang, K., Zhu, H., Wang, L., Chen, W.: A compact double-sided cooling 650V/30A GaN power module with low parasitic parameters. In:  IEEE Transactions on Power Electronics 37(1), 426–439

    Google Scholar 

  11. Dragičević, T., Wheeler, P., Blaabjerg, F.: Artificial intelligence aided automated design for reliability of power electronic systems. In:  IEEE Transactions on Power Electronics 34(8), 7161–7171

    Google Scholar 

  12. Guillod, T., Papamanolis, P., Kolar, J.W.: Artificial neural network (ANN) based fast and accurate inductor modeling and design. In:  IEEE Open Journal of Power Electronics, 1, 284–299

    Google Scholar 

  13. Busquets-monge, S., et al.: Power converter design optimization. In:  IEEE Industry Applications Magazine 10(1), 32–38

    Google Scholar 

  14. Evans, P.L., Castellazzi, A., Johnson, C.M.: Design tools for rapid multidomain virtual prototyping of power electronic systems. In: IEEE Transactions on Power Electronics 31(3), 2443–2455

    Google Scholar 

  15. De León-Aldaco, S.E., Calleja, H., Aguayo Alquicira, J.: Metaheuristic optimization methods applied to power converters: a review. In: IEEE Transactions on Power Electronics 30(12), 6791–6803

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Yaodong Huang .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2023 Beijing Paike Culture Commu. Co., Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Wang, J., Huang, Y., Wu, F., Yu, S. (2023). An Optimization Design Method of Multi-chip Parallel Power Module Based on Machine Learning. In: Dong, X., Yang, Q., Ma, W. (eds) The proceedings of the 10th Frontier Academic Forum of Electrical Engineering (FAFEE2022). FAFEE 2022. Lecture Notes in Electrical Engineering, vol 1054. Springer, Singapore. https://doi.org/10.1007/978-981-99-3408-9_76

Download citation

  • DOI: https://doi.org/10.1007/978-981-99-3408-9_76

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-99-3407-2

  • Online ISBN: 978-981-99-3408-9

  • eBook Packages: EnergyEnergy (R0)

Publish with us

Policies and ethics