Abstract
This paper presents an adaptive encoding framework for the reduction of coupling transition activity in on-chip data buses. The technique relies on the observation of data characteristics over fixed window sizes and formation of cluster with bit-lines. The proposed method utilizes redundancy in space and time to prevent loss of information while retrieving data. Unlike off-chip buses, the focus is to decrease coupling transitions which consume higher power than switching transitions in this scenario. We present analytical and experimental results which demonstrate the activity reduction of our encoding scheme for various data sets.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
International technology roadmap for semiconductors, 2.0:2015
Sylvester D, Hu C (2001) Analytical modeling and characterization of deep submicrometer interconnect. Proc IEEE 89:634–664
Muroyama M, Ishihara T, Yasuura H (2008) Analysis of effects of input arrival time variations on on-chip bus power consumption. In: 18th international workshop, PATMOS, pp 62–71
Vittal A, Marek-Sadowska M (1997) Crosstalk reduction for VLSI. IEEE Trans Comput Aided Des Integr. Circuits Syst 16(3):290–298
Ghoneima M, Ismail YI, Khellah MM, Tschanz JW, De V (2006) Formal derivation of optimal active shielding for low power on-chip buses. IEEE Trans Comput Aided Des Integr Circuits Syst 25(5):821–836
Macchiarulo L, Macii E, Poncino M (2002) Wire placement for crosstalk energy minimization in address buses. In: Proceeding of 18th design, automation and test in Europe conference and exhibition, pp 158–162
Ayoub R, Orailoglu A (2005) A unified transformational approach for reductions in fault vulnerability, power and crosstalk noise and delay on processor buses. In: Proceedings of the Asia and South Pacific design automation conference, vol 2, pp 729–734
Banerjee K, Mehrotra A (2002) A power optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Trans Electron Devices 49(11):2001–2007
Lyuh CG, Kim T (2006) Low power bus encoding with crosstalk delay elimination. IEE Proc Comput Digit Tech 153(2):93–100
Pande PP, Ganguly A, Zhu H, Grecu C (2006) Energy reduction through crosstalk avoidance coding in networks on chip. In: Proceedings of the 9th Euromicro conference on digital system design architectures, methods and tools, pp 689–695
Ki KW, Hyun BK, Shanbhag N, Liu CL, Sung KM (2000) Couplingdriven signal encoding scheme for low power interface design. In: Proceedings of the IEEE/ACM international conference on computer-aided design, pp 318–321
Rung-Bin L (2008) Inter-wire coupling reduction analysis of bus invert coding. IEEE Trans Circuits Syst I Reg Papers 55(7):1911–1920
Khan Z, Arslan T, Erdogan AT (2006) Low power system on chip bus encoding scheme with crosstalk noise reduction capability. IEE Proc Comput Digit Tech 153(2):101–108
Su CL, Tsui CY, Despain AM (1994) Saving power in the control path of the embedded processors. IEEE Des Test Comput 11(4):24–31
Benini L, De Micheli G, Macii E, Sciuto D, Silvano C (1997) Asymptotic zero-transition activity encoding for address buses in low power microprocessor-based systems. In: Proceedings of the GLS-VLSI-97: IEEE great lakes symposium VLSI, Urbana, IL, pp 77–82
Fornaciari W, Polentarutti M, Sciuto D, Silvano C (2000) Power optimization of system-level address buses based on software profiling. In: Proceedings of the 8th international workshop on hardware/software codesign, pp 29–33
Lv T, Henkel J, Lekatsas H, Wolf W (2003) A dictionary based en/decoding scheme for low power data buses. IEEE Trans VLSI Syst 11(5):943–951
Stan MR, Burleson WP (1995) Bus-invert coding for low-power I/O. IEEE Trans VLSI Syst 3(1):49–58
Yan Z, Lach J, Skadron K, Stan MR (2002) Odd/even bus invert with twophase transfer for buses with coupling. In: Proceeding of the international symposium on low power electronics and design, pp 80–83
Jafarzadeh N, Palesi M, Khademzadeh A, Kusha AA (2014) Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans VLSI Syst 22(3):675–685
Sarkar S, Biswas A, Dhar AS, Rao RM (2017) Adaptive bus encoding for transition reduction on off-chip buses with dynamically varying switching characteristics. IEEE Trans VLSI Syst 25(11)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sarkar, S., Biswas, A., Dhar, A.S., Rao, R.M. (2023). Coupling Transition Reduction on On-Chip Buses Using Adaptive Bus Encoding (ABE). In: Giri, C., Iizuka, T., Rahaman, H., Bhattacharya, B.B. (eds) Emerging Electronic Devices, Circuits and Systems. Lecture Notes in Electrical Engineering, vol 1004. Springer, Singapore. https://doi.org/10.1007/978-981-99-0055-8_18
Download citation
DOI: https://doi.org/10.1007/978-981-99-0055-8_18
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-99-0054-1
Online ISBN: 978-981-99-0055-8
eBook Packages: EngineeringEngineering (R0)