Abstract
This paper is aimed primarily at reducing the overall amount of time and increasing efficiency on FPGA platforms. They are proving their applicability in high-performance computing to decide the field of FPGA’s use. The paper defines the tree adder with variable data path sizes of eight bits to 64 bits, which is the parallel implementation prefix. VHDL was used to develop P.P.A. topology, and Xilinx was synthesized with the FPGA chip machine. Intensive experiments and measurements have been performed, and design costs such as total path delay time and the use of hardware have been checked and assessed. The results for code synthesis demonstrated the best values of delays for spanning tree adder, which was suggested over the existing method Price and Stine (IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), pp 223–226, 2019 [1]), which has brought new creativity in the field of digital arithmetic. Such designs take the best part of many applications and improve performance in terms of area and delay. This work implements a 64-bit hybrid adder with the carrying increment algorithm using a spanning tree structure. In contrast to an existing design, the results showed promising data.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Price K, Stine JE (2019) Using carry increment adders to enhance energy savings with spanning-tree adder structures. In: 2019 IEEE 62nd international midwest symposium on circuits and systems (MWSCAS) August, IEEE, pp 223–226
Harish B, Sivani K, Rukmini MSS (2019) Design and performance comparison among various types of adder topologies. In: 2019 3rd International conference on computing methodologies and communication (ICCMC) March, IEEE, pp 725–730
Vykuntam HB, Chennaiah M, Sudhakar K (2018) Design and implementation of high speed area efficient carry select adder using spanning tree adder technique
Raghavaiah B, Prakash O, (2017) Quaternary logic based high recital spanning tree parallel prefix adder. In: 2017 International conference on energy communication data analytics and soft computing (ICECDS) August, IEEE, pp 686–691
Sajwan N, Sharma I, Kumar A, Balyan LK (2020) Performance of multiplierless FIR filter based on directed minimal spanning tree. A comparative study. Circ SystSignal Process
Bindima T, Elias E (2017) A novel design and implementation technique for low complexity variable digital filters using multi-objective artificial bee colony optimization and a minimal spanning tree approach. Eng Appl Artif Intell 59:133–147
Shalymov D, Granichin O, Klebanov L, Volkovich Z (2016) Literary writing style recognition via a minimal spanning tree-based approach. Expert Syst Appl 61:145–153
Gunasekaran, Ramesh GP (2020) Design of digital FIR filters for low power applications. In: Solanki V, Hoang M, Lu Z, Pattnaik P (eds) Intelligent computing in engineering. Advances in intelligent systems and computing, Springer, Singapore, vol 1125
Biswas P, Goel M, Negi H, Datta M (2016) An efficient greedy minimum spanning tree algorithm based on vertex associative cycle detection method. Proc Comput Sci 92:513–519
Sendhilkumar NC (2017) Design and implementation of power efficient modified russian peasant multiplier using ripple carry adder. Int. J MC Square Sci Res 9:154–165
Ramesh GP (2020) Design of digital FIR filters for low power applications. In: Intelligent computing in engineering, Springer, Singapore, pp 433–440
Gunasekaran K, Regan D (2016) Design of enhanced half ripple carry adder for vlsi implementation of two-dimensional discretewavelet transform. Int J MC Square Sci Res 8(1):50–59
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Muthukumaran, D., Umapathy, K., Yuvaraj, S.A., Gunasekaran, K. (2021). Enhanced Spanning-Tree Adder Structures Using Carry Increment Adders. In: Sharma, D.K., Son, L.H., Sharma, R., Cengiz, K. (eds) Micro-Electronics and Telecommunication Engineering. Lecture Notes in Networks and Systems, vol 179. Springer, Singapore. https://doi.org/10.1007/978-981-33-4687-1_26
Download citation
DOI: https://doi.org/10.1007/978-981-33-4687-1_26
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-33-4686-4
Online ISBN: 978-981-33-4687-1
eBook Packages: EngineeringEngineering (R0)