Skip to main content
SpringerLink
Log in

Slew-Rate Enhancement of a Full-On Chip CMOS LDO Based on a Capacitorless Push–Pull Current Booster Circuit

  • Conference paper
  • First Online:
Proceedings of the 3rd International Conference on Electronic Engineering and Renewable Energy Systems (ICEERE 2022)

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 954))

  • 353 Accesses

Abstract

In this paper, a full-on chip low drop-Out voltage regulator (LDO) with a simple Slew-Rate Enhancement Circuit (SREC) has been proposed and simulated in TSMC 0.18 μm CMOS process. The proposed SREC technique has been  designed mainly to improve the transient response at full load by using only active components to minimize the space area of the chip as low as possible. The proposed LDO presents a quiescent current (IQ) of 14 μA at input voltage (Vint) of 1.8 V, providing a 60 mA load current (Iload) with 1.6 V output voltage (Vout) and drop-out voltage (VDO) of 200 mV. The simulation results show the system stability under different load conditions. The load regulation has been improved with a nominal output voltage recovery time less than 900 ns and the output over/undershoot values are 156 mV and 190 mV, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 299.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 379.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 379.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Rincon-Mora GA, Allen PE (1998) A low-voltage, low quiescent current, low drop-out regulator. IEEE J Solid-State Circuits 33(1):36–44

    Google Scholar 

  2. Lau SK, Mok PKT, Leung KN (2007) A low-dropout regulator for SoC with Q-reduction. IEEE J Solid-State Circuits 42(3):658–664

    Google Scholar 

  3. Saberkari A, Alarcón E, Shokouhi SB (2013) Fast transient current-steering CMOS LDO regulator based on current feedback amplifier. Integr VLSI J 46(2):165–171

    Article  Google Scholar 

  4. Milliken RJ, Silva-Martínez J, Sánchez-Sinencio E (2007) Full on-chip CMOS low-dropout voltage regulator. IEEE Trans Circuits Syst Regul Pap 54(9):1879

    Google Scholar 

  5. Wen K, Liu S, Li Y (2020) A voltage-adjustable output-capacitorless LDO regulator with split-length current mirror compensation and overshoot/undershoot reduction. Analog Integr Circuits Sig Process 105(3):459–470

    Google Scholar 

  6. Huang W-J, Liu S-I (2008) Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array. IET Circuits Dev Syst 2(3):306

    Google Scholar 

  7. Ameziane H, Zared K, Akhamal H, Qjidaa H (2019) Full on-chip low dropout voltage regulator with an enhanced transient response for low power systems. Int J Electr Comput Eng 9(6):4637–4648

    Google Scholar 

  8. Lim C-C, Lai N-S, Tan G-H, Ramiah H (2015) A low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications. Microelectronics J 46:740–749

    Article  Google Scholar 

  9. Zeng Y, Li Y, Zhang X, Zhou Tan H (2017) A push-pulled FVF based output-capacitorless LDO with adaptive power transistors. Microelectron J 64:69–77

    Google Scholar 

  10. Li C, Chan PK (2017) FVF LDO regulator with dual dynamic-load composite gain stage. Analog Integr Circuits Sig Process 92(1):131–140

    Article  Google Scholar 

  11. Bu S, Guo J, Leung KN (2018) A 200-ps-response-time output-capacitorless low-dropout regulator with unity-gain bandwidth >100 MHz in 130-nm CMOS. IEEE Trans Power Electron 33(4):3232–3246

    Article  Google Scholar 

  12. Abdi F, Bastan Y, Amiri P (2019) Dynamic current-boosting based FVF for output-capacitor-less LDO regulator. Analog Integr Circuits Sig Process 101(3):555–564

    Google Scholar 

  13. Zamora-Mejia G et al (2020) A 0.18 μm CMOS capacitor-less low-drop out voltage regulator compensated via the bootstrap flipped-voltage follower. Microelectron J 101:104809

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Faculty of Science and Technology, Sidi Mohamed Ben Abdellah University, Fez, Morocco

    Kamal Zared & Aicha Alami Hassani

  2. National School of Applied Sciences, Khouribga, Morocco

    Hatim Ameziane

  3. Sultan Moulay Slimane University, Beni-Mellal, Morocco

    Hatim Ameziane

  4. Faculty of Sciences and Technology, Sidi Mohamed Ben Abdellah University, Fez, Morocco

    Hicham Akhamal & Hassan Qjidaa

  5. Private University of Fez, Fez, Morocco

    Mohammed Jamil Ouazzani

Authors
  1. Kamal Zared
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Hatim Ameziane
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Aicha Alami Hassani
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Hicham Akhamal
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Mohammed Jamil Ouazzani
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Hassan Qjidaa
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Kamal Zared .

Editor information

Editors and Affiliations

  1. National School of Applied Sciences, Mohamed Premier University, Oujda, Morocco

    Hajji Bekkay

  2. Faculty of Sciences and Technology, Jijel University, Jijel, Algeria

    Adel Mellit

  3. Department of Electrical Engineering, Electronics and Computer Engineering, University of Catania, Catania, Italy

    Antonio Gagliano

  4. University of Picardie Jules Verne, Amiens, France

    Abdelhamid Rabhi

  5. National School of Applied Sciences, Mohammed Premier University, Oujda, Morocco

    Mohammed Amine Koulali

Rights and permissions

Reprints and permissions

Copyright information

© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Zared, K., Ameziane, H., Alami Hassani, A., Akhamal, H., Jamil Ouazzani, M., Qjidaa, H. (2023). Slew-Rate Enhancement of a Full-On Chip CMOS LDO Based on a Capacitorless Push–Pull Current Booster Circuit. In: Bekkay, H., Mellit, A., Gagliano, A., Rabhi, A., Amine Koulali, M. (eds) Proceedings of the 3rd International Conference on Electronic Engineering and Renewable Energy Systems. ICEERE 2022. Lecture Notes in Electrical Engineering, vol 954. Springer, Singapore. https://doi.org/10.1007/978-981-19-6223-3_37

Download citation

  • DOI: https://doi.org/10.1007/978-981-19-6223-3_37

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-19-6222-6

  • Online ISBN: 978-981-19-6223-3

  • eBook Packages: EnergyEnergy (R0)

Publish with us

Policies and ethics

Search

Navigation